

# Processors, FPGAs, and ASICs

## Part 1: Full Custom to PLDs

Stephen A. Edwards


Columbia University

Spring 2025

# Spectrum of IC choices


**Flexible, efficient**

**You choose**




**Cheap, quick to design**


# An N-Channel MOS Transistor




# An N-Channel MOS Transistor




# An N-Channel MOS Transistor




# An N-Channel MOS Transistor



# An N-Channel MOS Transistor




# An N-Channel MOS Transistor








# CMOS Inverter Layout




# CMOS Inverter Layout



# CMOS Inverter Layout




Cross Section Through N-channel FET





Top View

## The CMOS NAND Gate




Two-input NAND gate:

# The CMOS NAND Gate




Two-input NAND gate:  
two n-FETs in series;

# The CMOS NAND Gate



Two-input NAND gate:  
two n-FETs in series;  
two p-FETs in parallel

# The CMOS NAND Gate




Both inputs 1:

Both n-FETs turned on

Output pulled low

Both p-FETs turned off

# The CMOS NAND Gate



One input 1, the other 0:


One p-FET turned on

Output pulled high

One n-FET turned on, but does not control output



# The CMOS NAND Gate




Both inputs 0:


Both p-FETs turned on

Output pulled high




# Full Custom: Intel 4004 Masks (2,250 Transistors)




# Full Custom: Intel 4004 Die Photograph




# Standard Cell ASICs




# Standard Cell ASICs




# Channeled Gate Arrays



# Channeled Gate Arrays




# Sea-of-Gates Gate Arrays







# FPGAs: Floorplan



# FPGAs: CLB




# FPGAs: Routing



SIX PASS TRANSISTORS  
PER SWITCH MATRIX  
INTERCONNECT POINT

Single-length line Switch Matrix connections



Double-length lines in CLB array

# PLAs/CPLDs: The 22v10

