
FPGram

Project Report

Tonye Brown, tb2553
Diana Valverde-Paniagua, drv2110

Contents

1	Introduction	3
Background	3	
Related Work	4	
Goals	4	
2	Design	5
Block Diagram	5	
3	ISA	6
Memory instruction decoding	6	
ALU instruction decoding	7	
4	Memory Control Unit	8
Read Buffer I	8	
Read Buffer II	8	
Mask Buffer	8	
Write Back Accumulator	8	
5	ALU	9
Convolutional Unit	9	
Average Pooling Unit	9	
Reverse Pool	9	
Subtraction	9	
Dot Product	9	
6	Lessons Learned	10
Diana	10	
Hardware	10	
Miscellaneous	10	


Tonye	11
Hardware	11
Miscellaneous	11
7 Code Listing	12
ALU.sv	12
avg_pool.sv	16
backprop_relu.sv	18
conv.sv	19
convolution.sv	20
difference.sv	22
dot_product.sv	23
FatBuffer.sv	24
FatBufferDecoder.sv	28
interfaces.sv	29
mask_buffer.sv	32
myAddrInMux.qip	34
myDataOutMux.qip	35
mylpmmult.qip	36
myRAM2Port.qip	37
myRAMInitializer.qip	38
read_buffer.sv	39
relu.sv	42
reverse_mask.sv	43
SoCKit_DDR3_RTL_Test.sv	44
soft_lpmmult.qip	58
vector_multiplexer.sv	59
write_back_accumulator.sv	60
vga_framebuffer.sv	63
vga_fb_emulator.sv	65

1. INTRODUCTION

Convolutional neural networks are used to apply artificial neural network functions on 2D image data. The network is composed of an input layer which takes in a matrix to be processed, hidden layers where kernels, the weights at each neuron, are applied to the image as convolutions, and fully connected layers that compute the output of the network. The filters used as kernels are used to emphasize certain geometric shapes and textures from which an attribute about the input image can be inferred. These networks are more suited for working with images than regular feed-forward neural network as less weights can be used to process the image therefore the network is more constrained. Certain aspects of this computational model make it suitable for hardware acceleration. The convolution and pooling processes are easily parallelized when each output pixel is considered separately. Hardware implementation of the back propagation would also speed up image processing.

Background

We adapted a model of a convolutional neural network based on the 19-layer Very Deep Convolutional Neural Network by Simonyan and Zisserman at Oxford University.



The network takes in an 224 by 224 matrix consisting of 3 channels. This image goes through 5 stages of convolution and average pooling. Our model is taken from the adaptation of the VGG network used in the research paper, A Neural Network of Artistic Style. This paper describes how convolutional neural networks can be used to create an image that has the content of one image and the style of another. This is based on the theory that recognition of style and recognition of content are separate, and that if we minimize the distance between both features on a white noise image, we are able to create an image with a specified style and content. The back-propagation performed on

this network is not on the weights of the neurons but rather on the modifies the white noise image in order to match the expected output based on the content image and the style image Our project aimed to implement this network in hardware. Overall, the lab can be split into two components:

- Memory Controller
- VGG Network functions

The computations performed at each network at each network increases exponentially as the number of channels at each layer doubles as it moves from one stage to another. Therefore in addition to using the DDR3 memory on the FPGA, a protocol for reading the image data into buffers from DDR3 and vice versa and had to be implemented, in order to limit the amount of time spent sending data across busses.

Related Work


This project was based off of the paper *A Neural Network of Artistic Style* found at <http://arxiv.org/pdf/1508.06576v2.pdf>.

Goals

Initially this project aimed to implement a fully working system where a user would take in image or input an image previously downloaded, choose from an assortment of preset style images and an output image would appear on the VGA screen. Unfortunately, due to unforseen limitations of the board, the project had to be scaled back.

2. DESIGN

Block Diagram



3. ISA

The instruction set for this processor is one 64-bit word, that can be broken down into two 32-bit segments. Memory instructions and ALU instructions are distinguished through the first bit, which is high if it is a memory instruction and low if it is an ALU instruction. The upper 32 bits of a memory instruction is composed of 1 bit reset, 1 bit pad (leaves a pad of 0's along the edges of the input channel), 26 bit instruction address and 4 bit buffer target. The lower 32 bits denote 8 bits for the number of rows in the channel, 8 bits denote the number of columns, 8 bits denote the stride for cases with strided memory access, and 8 bits are left empty.

The upper 32 bits of ALU instructions are composed of 3 bits for the ALU operation, 16 bits for the sub index in the accumulation buffer (used in Gram matrix calculations), 2 bits for the sub block of the input or output buffer (used in average pooling), 1 bit for reversing the mask (used in convolution), and 1 bit to denote whether the ALU access is done in blocks or by columns (blocks are used for most units, but for Gram matrix and artistic style loss calculations, the memory accesses are done in "columns" of the input buffer. The lower 32 bits are used for calculating which cells in the RAMs to fetch, because of the unorthodox ordering of the memory in the blocks (see table 3.1). This aspect of the ISA trades instruction complexity for processor efficiency, because by staggering indices in the RAMs, all blocks, rows and columns can be accessed in one clock cycle simultaneously.

Memory instruction decoding

```
assign inst_op = instruction[63:60];  
  
//Memory instruction decoding  
logic      inst_reset;  
logic      inst_pad;  
logic [25:0] inst_addr;  
logic [7:0]  zzz;  
logic [7:0]  inst_rows;  
logic [7:0]  inst_cols;  
logic [7:0]  inst_stride;  
  
assign {inst_reset, inst_pad, inst_addr, zzz, inst_rows,  
→   inst_cols, inst_stride} = instruction[57:0];
```

Table 3.1: RAM - cells laid out in DDR3 memory order, numbers are the layer within the rows of RAM that contain the data

0	1	2	3	12	13	...
4	5	6	7	0	1	...
8	9	10	11	4	5	...
12	13	14	15	8	9	...
3	0	1	2	13		
...	

ALU instruction decoding

```
//ALU instruction decoding
logic [2:0] inst_alu_op;
logic [15:0] inst_sub_index;
logic [1:0] inst_sub_block;
logic inst_rev_mask;
logic inst_block_in_col_modde;
logic [7:0] inst_block_in_row;
logic [7:0] inst_block_in_col;
logic [7:0] inst_block_out_row;
logic [7:0] inst_block_out_col;

assign inst_alu_op = instruction[58:56];

assign inst_block_in_col_mode = instruction[48];
assign inst_sub_index = instruction[47:32];
assign inst_sub_block = instruction[33:32];
assign inst_rev_mask = instruction[32];

assign inst_block_in_row = instruction[31:24];
assign inst_block_in_col = instruction[23:16];
assign inst_block_out_row = instruction[15:8];
assign inst_block_out_col = instruction[7:0];

assign alu_i.operation = inst_alu_op;
assign alu_i.sub_index = inst_sub_index;
assign alu_i.sub_block = inst_sub_block;
assign alu_i.rev_mask = inst_rev_mask;

assign read_buff1.col_mode = inst_block_in_col_mode;
assign read_buff2.col_mode = inst_block_in_col_mode;

assign read_buff1.block_row = inst_block_in_row;
assign read_buff2.block_row = inst_block_in_row;
assign accumulator.block_row = inst_block_out_row;

assign read_buff1.block_col = inst_block_in_col;
assign read_buff2.block_col = inst_block_in_col;
assign accumulator.block_col = inst_block_out_col;
```

4. MEMORY CONTROL UNIT

An Altera memory control unit was created using a pre-written IP component from the manufacturer. From this component a read and write module was written to interface with the external memory.

Read Buffer I

The first read buffer is 256 by 256 matrix buffer of 27 bits. It is composed of 64 RAMs so that data can accessed in one clock cycle. This is the main buffer used. It reads from the DDR3 through the AVL interface based on the stride, row and block inputs provided through the instruction set.

Read Buffer II

The second read buffer is a 256 by 128 buffer of 27 bits that reads from the DDR3. This is a secondary buffer only used for the gram matrix function performed on the white noise image.

Mask Buffer

4 by 4 buffer of 8 bits used to load the weight that are to be used by the ALU units. This is controlled through top level device as weights are stored on the DDR3 memory.

Write Back Accumulator

Another 256 by 256 buffer now composed of 16 dual-port RAMs. At the end of each layer, the results of the convolutional layers has to be written across the channels or across kernels applied during the backpropagation. The write-back accumulator makes this process more efficient.

5. ALU

Convolutional Unit

The convolutional unit instantiates several smaller units to perform convolution on a 6x6 to 4x4 27-bit pixel block in parallel. A channel of the entire image fed through this unit from the read unit and the mask is taken from the mask buffer of the memory control unit.

Average Pooling Unit

A hardware implementation of the average pooling function of the neural network. The 4x4 block matrix of image data is pooled into a 2x2 matrix.

Reverse Pool

A reverse pooling unit used for the backwards pass. It maps a 2x2 matrix to a 4x4 matrix.

Subtraction

This module implements a 16-bit vector subtraction. It is used in backpropagation for calculating content loss and its derivative.

Dot Product

A dot product unit for the backwards pass. The unit performs fixed point dot product multiplication on the matrices.

6. LESSONS LEARNED

We underestimated the time and resources that this project would take. As previously stated, we first assumed that it would be possible to only implement parts of the VGG network on the board and control it from the software as the entire network could not fit on the board. However, we realized that sending data back and forth between layers of the network would make the system too slow and any acceleration we would get from hardware inconsequential. Controlling the image data from instructions sent over the CPU led to a lot of issues with timing, reading and writing the appropriate block of data and fixed point logic that we had not anticipated would take so much of the development time.

Diana

Hardware

One of the main principles I've learned from this class has been the importance of reading documentation straight from the manufacturer. As an intermediate-level programmer, I've looked at the *Java* or *C* reference manuals a couple times to look for answers to very specific questions, but, perhaps appallingly, skimming over answers on stack overflow has been sufficient for the majority of things I've done. This is because programming is very abstract and modular in software - if you see an example of a program in C, you'll get a general idea of what it looks like in any other programming language. For large projects in hardware, however, this is simply not the case. There's absolutely no getting around understanding the minutiae of the implementation of what you're doing *and* what compiler is doing. Some problems you will run across are a very specific combination of problems from the manufacturer of the board, the IP components you're using, the compilation settings you've selected and the logic you're writing. It can be hard to know the difference between all of them unless you really take the time to understand what is going on. As someone who hadn't taken any other hardware-related class prior to this one, let's just say there was a steep learning curve. Still, I think I came out with a great appreciation for hardware and interest in doing some projects in my own time.

Miscellaneous

This is one of the few classes at Columbia that actually treats you like an adult. That can be a good thing or a bad thing.

Tonye

Hardware

A big takeaway from this class for me is the importance of starting early and more specifically, testing early. The documentation for things such as communicating with the DDR3 or testing large systems with ModelSim was dense and often times not helpful for what we were trying to do, so often times you have to hammer things out by yourself and that means failing fast and failing often. Most of this project was spent rewriting the memory interface or the function units because there was something that we hadn't taken into account before. Similarly, I think in hardware projects you definitely have to be on the same project with everyone in the group because a small change in one unit can force you to rewrite the entire system. Whereas software can be more generic and portable, hardware requires constant communication to ensure efficiency.

Miscellaneous

There are a lot of problems that may be specific to your board. For example, a problem with the HPS made us unable to boot the sof file and load the Linux. It is hard to gauge whether it's a problem with what you've done in configuring the board or the way you've written the images onto the memory. This class is a great introduction to Embedded Systems. I think anybody interested in the field will be able to get a good sense of what it entails by taking this class.

7. CODE LISTING

ALU.sv

```
1  **** ALU OPERATION DESCRIPTIONS AND ENCODING ****
2  * Three bits give the operation ID for the ALU to execute.
3  *   000: convolution           FLAGS: rev_mask high
4  *   001: forward pool         FLAGS: sub_block
5  *   010: backward pool        FLAGS: sub_block
6  *   011: reLU
7  *   100: difference
8  *   101: dot product          FLAGS: sub_index
9  *   110: backprop reLu
10 *
11 * Summary of ALU usage in the neural network:
12 *
13 * FORWARD PASS
14 *   - convolution
15 *   - reLU
16 *   - forward pool with the sub_block flag
17 * LOSS FUNCTIONS
18 *   Content loss:
19 *     - difference
20 *     - dot product
21 *   Artistic loss:
22 *     - Gram matrix: dot product with the sub_index flag
23 *     - Total loss:
24 *       - difference
25 *       - dot product
26 * DERIVATIVES:
27 *   Content loss:
28 *     - difference
29 *   Artistic loss:
30 *     - matrix Multiplication: Dot product
31 *     - difference
32 *   Backwards pass:
33 *     - backward pool           FLAGS: sub_block
34 *     - backprop reLu
35 *     - dot product
36 *     - convolution            FLAGS: rev_mask low
37 */
38
39 module ALU (
40   input iCLK,
41   READ_BUFFER.ALU in_block1,
```

```

42   READ_BUFFER.ALU in_block2,
43   MASK_BUFFER.ALU mask,
44   WRITE_BACK.ALU out_block,
45   ALU_i.ALU from_top
46 );
47 parameter PADDED_SIZE = 6;
48 parameter NOT_PADDED_SIZE = 4;
49 parameter NOT_PADDED_BLOCK = NOT_PADDED_SIZE * NOT_PADDED_SIZE;
50
51 parameter WORD_SIZE = 27;
52
53 // 8x8 inputs
54 reg signed [WORD_SIZE-1:0] no_pad1 [15:0];
55 reg signed [WORD_SIZE-1:0] no_pad2 [15:0];
56 genvar i,j;
57 generate for (i = 0; i < NOT_PADDED_SIZE; i++) begin: for_i
58   for (j = 0; j < NOT_PADDED_SIZE; j++) begin: for_j
59     assign no_pad1[i+j*NOT_PADDED_SIZE] =
60       → in_block1.block[i+j*PADDED_SIZE];
61     assign no_pad2[i+j*NOT_PADDED_SIZE] =
62       → in_block2.block[i+j*PADDED_SIZE];
63   end
64 end
65 endgenerate
66
67 //Instantiate arithmetic modules
68 reg signed [WORD_SIZE-1:0] ap_out [NOT_PADDED_BLOCK-1:0];
69 avg_pool #(.WORD_SIZE(WORD_SIZE)) av (
70   .pixels_in (no_pad1),
71   .pixels_out (ap_out),
72   .sub_block (from_top.sub_block)
73 );
74
75 reg signed [WORD_SIZE-1:0] diff_out [NOT_PADDED_BLOCK-1:0];
76 difference #(.WORD_SIZE(WORD_SIZE)) d (
77   .in1 (no_pad1),
78   .in2 (no_pad2),
79   .out (diff_out)
80 );
81
82 reg signed [WORD_SIZE-1:0] bp_out [NOT_PADDED_BLOCK-1:0];
83 backprop_pool #(.WORD_SIZE(WORD_SIZE)) bp (
84   .derivative_in (no_pad1),
85   .derivative_out (bp_out),
86   .sub_block (from_top.sub_block)
87 );
88
89 reg signed [WORD_SIZE-1:0] br_out [NOT_PADDED_BLOCK-1:0];
90 backprop_relu #(.WORD_SIZE(WORD_SIZE)) br (
91   .derivative_in (no_pad1),
92   .pixels (no_pad2),
93   .derivative_out (br_out)

```

```

94 );
95
96 reg signed [WORD_SIZE-1:0] rm_reversed [8:0];
97 reverse_mask #(.WORD_SIZE(WORD_SIZE)) rm (
98   .kernel (mask.mask),
99   .reversed (rm_reversed)
100 );
101
102 reg signed [WORD_SIZE-1:0] convo_mask [8:0];
103 reg signed [WORD_SIZE-1:0] convo_out [NOT_PADDED_BLOCK-1:0];
104 reg dp_mode;
105 assign convo_mask = from_top.rev_mask ? rm_reversed : mask.mask;
106 convolution #(.WORD_SIZE(WORD_SIZE)) convo(
107   .pixels_in (in_block1.block),
108   .mask (convo_mask),
109   .pixels_out (convo_out)
110 );
111
112 reg signed [WORD_SIZE-1:0] dp_out [NOT_PADDED_BLOCK-1:0];
113 dot_product #(.WORD_SIZE(WORD_SIZE)) d_prod(
114   .out_index(from_top.sub_index),
115   .in1(no_pad1),
116   .in2(no_pad2),
117   .out(dp_out)
118 );
119
120 reg signed [WORD_SIZE-1:0] r_pixels_out [NOT_PADDED_BLOCK-1:0];
121 relu #(.WORD_SIZE(WORD_SIZE)) r (
122   .pixels_in (no_pad1),
123   .pixels_out (r_pixels_out)
124 );
125
126
127 logic [WORD_SIZE-1:0] out_block_buff [NOT_PADDED_BLOCK-1:0];
128 reg [1:0] state;
129 initial begin state <= 0;
130   from_top.ready <= 1;
131 end
132
133 // 0: Ready for instructions / Executing instruction
134 // 1: Write/Accumulate
135 always @ (posedge iCLK)
136 begin
137   dp_mode='x;
138   case (state)
139     0 : begin
140       if (from_top.execute) begin
141         from_top.ready <= 0;
142
143         state <= 1;
144         case (from_top.operation)
145           3'b000 : begin
146             dp_mode=0;
147             out_block_buff <= convo_out;

```

```
148         end
149         3'b001 : out_block_buff <= ap_out;
150         3'b010 : out_block_buff <= bp_out;
151         3'b011 : out_block_buff <= r_pixels_out;
152         3'b100 : out_block_buff <= diff_out;
153         3'b101 : begin
154             dp_mode=1;
155             out_block_buff <= convo_out;
156         end
157         3'b110 : out_block_buff <= br_out;
158     endcase
159 end
160 end
161 1 : begin //Allow register retiming to pipeline the ALU to two
162    cycles
163    out_block.block <= out_block_buff;
164    out_block.accumulate <= 1;
165    state <= 2;
166 end
167 2 : begin
168    out_block.accumulate <= 0;
169    state <= 0;
170    from_top.ready <= 1;
171 end
172 endcase
173 end
endmodule
```

avg_pool.sv

```
1 module avg_pool(pixels_in, pixels_out, sub_block);
2
3 parameter WIDTH_IN = 4;
4 parameter WIDTH_OUT = 2;
5
6 parameter WORD_SIZE = 27;
7 input signed [WORD_SIZE-1:0] pixels_in [((WIDTH_IN*WIDTH_IN - 1):0];
8 input [1:0] sub_block;
9 output signed [WORD_SIZE-1:0] pixels_out [((WIDTH_IN*WIDTH_IN - 1):0];
10
11 logic signed [WORD_SIZE-1:0] pooled_pix [WIDTH_OUT*WIDTH_OUT-1:0];
12 genvar i,j;
13 generate for (i = 0; i < WIDTH_OUT; i++) begin: for_i
14   for (j = 0; j < WIDTH_OUT; j++) begin: for_j
15     assign pooled_pix[(i + j*WIDTH_OUT)] = (pixels_in[(i*2 +
16           j*2*WIDTH_IN)] + pixels_in[(i*2 + j*2*WIDTH_IN + 1)]
17           + pixels_in[(i*2 + j*2*WIDTH_IN +
18           WIDTH_IN)])
19           + pixels_in[(i*2 + j*2*WIDTH_IN +
20           WIDTH_IN + 1)]) >>> $signed(2);
21   end
22 end
23 endgenerate
24
25 always_comb begin
26   for (int i = 0; i < WIDTH_IN*WIDTH_IN; i++) pixels_out[i] = 0;
27   case(sub_block)
28   0: begin
29     pixels_out[0*WIDTH_IN +: WIDTH_OUT] = pooled_pix[0*WIDTH_OUT
30           +:WIDTH_OUT];
31     pixels_out[1*WIDTH_IN +: WIDTH_OUT] = pooled_pix[1*WIDTH_OUT
32           +:WIDTH_OUT];
33   end
34   1: begin
35     pixels_out[0*WIDTH_IN + WIDTH_OUT +: WIDTH_OUT] =
36       pooled_pix[0*WIDTH_OUT +:WIDTH_OUT];
37     pixels_out[1*WIDTH_IN + WIDTH_OUT +: WIDTH_OUT] =
38       pooled_pix[1*WIDTH_OUT +:WIDTH_OUT];
39   end
40   2: begin
41     pixels_out[2*WIDTH_IN +: WIDTH_OUT] = pooled_pix[0*WIDTH_OUT
42           +:WIDTH_OUT];
43     pixels_out[3*WIDTH_IN +: WIDTH_OUT] = pooled_pix[1*WIDTH_OUT
44           +:WIDTH_OUT];
45   end
46   3: begin
47     pixels_out[2*WIDTH_IN + WIDTH_OUT +: WIDTH_OUT] =
48       pooled_pix[0*WIDTH_OUT +:WIDTH_OUT];
49   end
50 end
```

```
40      pixels_out[3*WIDTH_IN + WIDTH_OUT +: WIDTH_OUT] =
41      ↳ pooled_pix[1*WIDTH_OUT +:WIDTH_OUT];
42      end
43  endcase
44
45
46 endmodule
```

backprop_relu.sv

```
1 module backprop_relu(
2     derivative_in,
3     pixels,
4     derivative_out);
5
6 parameter SIZE = 16;
7
8 parameter WORD_SIZE = 27;
9
10 input signed [WORD_SIZE-1:0] derivative_in [($SIZE - 1):0];
11 input signed [WORD_SIZE-1:0] pixels [($SIZE - 1):0];
12 output signed [WORD_SIZE-1:0] derivative_out [($SIZE - 1):0];
13
14 genvar i;
15 generate for (i = 0; i < SIZE; i++) begin : for_i
16     assign derivative_out[i] = (pixels[i] < $signed(0))? 1'b0 :
17         derivative_in[i];
18 end
19 endgenerate
20 endmodule
```

conv.sv

```
1 module conv
2   #(parameter WORD_SIZE=27)
3   (
4     input [8:0][WORD_SIZE-1:0] in ,
5     input signed[WORD_SIZE-1:0] kernel [8:0],
6     output signed [WORD_SIZE-1:0] out);
7   parameter DSP_MULT_COUNT = 9;
8
9   logic signed [39:0] intermediate;
10  logic signed [39:0] prods [8:0];
11
12 always_comb begin
13   for(integer i=0; i<DSP_MULT_COUNT; i++) prods[i] = $signed(in[i]) *
14     $signed(kernel[i]);
15 end
16 genvar j;
17 generate
18   for(j=DSP_MULT_COUNT; j<9; j++) begin : for_j
19     soft_lpmmult mult(
20       .dataa($signed(in[j])),
21       .datab(kernel[j]),
22       .result(prods[j])
23     );
24   end
25 endgenerate
26 assign intermediate = prods[0] + prods[1] + prods[2]
27   + prods[3] + prods[4] + prods[5]
28   + prods[6] + prods[7] + prods[8];
29
30 assign out = intermediate >>> $signed(13);
31 endmodule
```

convolution.sv

```
1 module convolution(
2     pixels_in,
3     mask,
4     pixels_out);
5
6
7 parameter WIDTH_IN = 6;
8 parameter WIDTH_OUT = WIDTH_IN - 2;
9
10 parameter WORD_SIZE = 27;
11
12 input signed [WORD_SIZE-1:0] pixels_in [((WIDTH_IN * WIDTH_IN - 1):0];
13 input signed [WORD_SIZE-1:0] mask [8:0];
14 output signed [WORD_SIZE-1:0] pixels_out [((WIDTH_OUT * WIDTH_OUT -
15     1):0];
15
16
17 logic signed [WORD_SIZE-1:0] pix_out [((WIDTH_OUT * WIDTH_OUT - 1):0];
18
19 genvar i,j;
20 generate for (i = 1; i < (WIDTH_IN - 1); i++) begin: for_i
21     for (j = 1; j < (WIDTH_IN - 1); j++) begin: for_j
22         logic signed [WORD_SIZE-1:0] mask_tmp [8:0];
23
24         localparam NUM_DSP = (j>3)?5:6;
25
26         always_comb begin
27             mask_tmp = mask;
28         end
29
30         conv #(NUM_DSP) con
31             (
32                 .in ({pixels_in[((i + (j*WIDTH_IN))-(WIDTH_IN - 1))],
33                     pixels_in[((i + (j*WIDTH_IN))-(WIDTH_IN))], pixels_in[((i +
34                     (j*WIDTH_IN))-(WIDTH_IN + 1))],
35                     pixels_in[((i + (j*WIDTH_IN))+ 1)],
36                     pixels_in[((i + (j*WIDTH_IN)))]},
37                     pixels_in[((i + (j*WIDTH_IN))-1)],
38                     pixels_in[((i + (j*WIDTH_IN)))+(WIDTH_IN + 1)],
39                     pixels_in[((i + (j*WIDTH_IN)))+(WIDTH_IN))],
40                     pixels_in[((i + (j*WIDTH_IN)))+(WIDTH_IN - 1))]
41             ),
42             .kernel (mask_tmp),
43             .out (pix_out[(i-1)+(j-1)*WIDTH_OUT]));
44         assign pixels_out[(i-1)+(j-1)*WIDTH_OUT] =
45             pix_out[(i-1)+(j-1)*WIDTH_OUT];
46     end
47 end
48
49 endgenerate
```

```
43
44
45 endmodule
```

difference.sv

```
1 module difference(
2     in1,
3     in2,
4     out);
5
6 parameter SIZE = 16;
7 parameter WORD_SIZE = 27;
8
9 input signed [WORD_SIZE-1:0] in1 [($IZE-1):0];
10 input signed [WORD_SIZE-1:0] in2 [($IZE-1):0];
11 output signed [WORD_SIZE-1:0] out [($IZE-1):0];
12
13 genvar i;
14 generate for (i = 0; i < SIZE; i++) begin : for_i
15     assign out[i] = in1[i] - in2[i];
16 end
17 endgenerate
18
19 endmodule
```

dot_product.sv

```
1 module dot_product(
2     out_index,
3     in1,
4     in2,
5     out);
6
7 parameter SIZE = 16;
8
9 parameter WORD_SIZE = 27;
10
11 input signed [WORD_SIZE-1:0] out_index;
12 input signed [WORD_SIZE-1:0] in1 [($IZE-1):0];
13 input signed [WORD_SIZE-1:0] in2 [($IZE-1):0];
14 output signed [WORD_SIZE-1:0] out [($IZE-1):0];
15
16 logic signed [WORD_SIZE-1:0] prod [($IZE-1):0];
17 genvar i;
18 generate for (i = 0; i < SIZE; i++) begin : for_i
19     logic[39:0] tmp;
20     soft_lpmmult mult(
21         .dataa(in1[i]),
22         .datab(in1[i]),
23         .result(tmp)
24     );
25     assign prod[i] = tmp >>> 13;
26 end
27 endgenerate
28
29 integer s;
30 reg signed [WORD_SIZE-1:0] sum;
31
32 assign sum = prod.sum();
33
34 always_comb
35 begin
36     for(s=0; s<SIZE; s++) out[s]=0;
37     out[out_index]=sum;
38 end
39
40 endmodule
```

FatBuffer.sv

```
1 module FatBuffer (
2   input clk,
3   input init,
4   output init_busy,
5
6   input read_block_en,
7   input read_col_as_block_en,
8   input write_block_en,
9   input [6:0] block_row,
10  input [6:0] block_col,
11  input signed [WORD_SIZE-1:0] block_data_in [USR_BLOCK_SIZE-1:0],
12  output signed [WORD_SIZE-1:0] block_data_out [USR_BLOCK_SIZE-1:0],
13
14  input read_vword_en,
15  input write_vword_en,
16  input [9:0] vword_row,
17  input [9:0] vword_col,
18  input [127:0] vword_data_in,
19  output [127:0] vword_data_out
20
21 );
22
23 parameter WORD_SIZE = 27;
24
25 parameter BUFFER_WIDTH = 128;
26 parameter ADDR_WIDTH = 8;
27
28 parameter MEM_BLOCK_WIDTH = 8;
29 parameter MEM_BLOCK_SIZE = MEM_BLOCK_WIDTH * MEM_BLOCK_WIDTH;
30
31 parameter MEM_BLOCKS_PER_ROW = BUFFER_WIDTH / MEM_BLOCK_WIDTH;
32
33
34 parameter USR_BLOCK_WIDTH = 6;
35 parameter USR_BLOCK_SIZE = USR_BLOCK_WIDTH * USR_BLOCK_WIDTH;
36
37 parameter USR_BLOCK_SPACING = 4;
38
39 parameter WRITE_DISABLE = 0;
40 parameter READ_BLOCK_DISABLE = 0;
41 parameter READ_COL_DISABLE = 0;
42 parameter READ_DISABLE = READ_BLOCK_DISABLE && READ_COL_DISABLE;
43
44 logic [ADDR_WIDTH-1:0] address_a [MEM_BLOCK_SIZE-1:0];
45 logic [WORD_SIZE-1:0] data_a [MEM_BLOCK_SIZE-1:0];
46 logic wren_a [MEM_BLOCK_SIZE-1:0];
47 logic [WORD_SIZE-1:0] q_a [MEM_BLOCK_SIZE-1:0];
48
49 logic [WORD_SIZE-1:0] init_dataout;
50 logic [ADDR_WIDTH-1:0] init_address;
```

```

51 logic init_wren;
52
53 logic [ADDR_WIDTH-1:0] address_b [MEM_BLOCK_SIZE-1:0];
54 logic [WORD_SIZE-1:0] data_b [MEM_BLOCK_SIZE-1:0];
55 logic wren_b [MEM_BLOCK_SIZE-1:0];
56 logic [WORD_SIZE-1:0] q_b [MEM_BLOCK_SIZE-1:0];
57
58 myRAMInitializer_meminit_22k initializer(
59     .clock(clk),
60     .dataout(init_dataout),
61     .init(init),
62     .init_busy(init_busy),
63     .ram_address(init_address),
64     .ram_wren(init_wren)
65 );
66
67 genvar row, col;
68 generate
69     for (row = 0; row < MEM_BLOCK_WIDTH; row++) begin : for_row
70         for (col = 0; col < MEM_BLOCK_WIDTH; col++) begin : for_col
71             localparam integer i = row * MEM_BLOCK_WIDTH + col;
72             myRAM2Port RAM_inst(
73                 .clock(clk),
74                 .address_a(address_a[i]),
75                 .data_a(data_a[i]),
76                 .wren_a(wren_a[i]),
77                 .q_a(q_a[i]),
78                 .address_b(address_b[i]),
79                 .data_b(data_b[i]),
80                 .wren_b(wren_b[i]),
81                 .q_b(q_b[i])
82             );
83         end
84     end
85 endgenerate
86
87 //pipelined read addresses, to mux proper outputs next cycle.
88
89 logic      last_block_wren, last_block_ren, last_block_rcolen;
90 logic [6:0] last_block_row, last_block_col;
91 logic [WORD_SIZE-1:0]last_block_data [USR_BLOCK_SIZE-1:0];
92
93 logic      last_vword_ren;
94 logic [9:0] last_vword_row, last_vword_col;
95
96 always_comb begin
97     vword_data_out=0;
98     for(integer i=0; i<USR_BLOCK_SIZE; i++) block_data_out[i] = 27'b0;
99     for(integer j=0; j<MEM_BLOCK_SIZE; j++) begin
100         wren_a[j]      = 0;
101         wren_b[j]      = 0;
102         address_a[j]   = 'x;
103         address_b[j]   = 'x;
104         data_a[j]      = 'x;

```

```

105      data_b[j]      = 'x;
106    end
107  if(init_busy) begin
108    for(integer i=0; i<MEM_BLOCK_SIZE; i++) begin
109      address_b[i] = init_address;
110      data_b[i] = init_dataout;
111      wren_b[i] = init_wren;
112    end
113  end else begin : scp
114    logic [6:0] slice_id;
115    logic [ADDR_WIDTH-1:0] addr;
116
117  if((WRITE_DISABLE!=1 && read_vword_en) || (READ_DISABLE!=1 &&
118  ↳ write_vword_en)) begin : rwword
119    for(integer i=0; i<4; i++) begin
120      FatBufferDecoder(vword_row, vword_col+i, slice_id, addr);
121      address_a[slice_id] = addr;
122
123    if(write_vword_en) begin
124      wren_a[slice_id] = 1;
125      data_a[slice_id] = vword_data_in[i*32 +:27];
126    end
127  end else if((WRITE_DISABLE !=1 && write_block_en) ||
128  ↳ (READ_BLOCK_DISABLE!=1 && read_block_en)) begin : rwblock
129    for(integer row_i=0; row_i<USR_BLOCK_WIDTH; row_i++) begin
130      for(integer col_i=0; col_i<USR_BLOCK_WIDTH; col_i++) begin
131        FatBufferDecoder(row_i + block_row * USR_BLOCK_SPACING,
132  ↳ col_i + block_col * USR_BLOCK_SPACING, slice_id, addr);
133        address_a[slice_id] = addr;
134      end
135    end
136  end else if(READ_COL_DISABLE !=1 && read_col_as_block_en) begin :
137  ↳ rcolon
138    for(integer row_i=0; row_i<USR_BLOCK_SIZE; row_i++) begin
139      FatBufferDecoder(block_row * USR_BLOCK_SIZE + row_i,
140  ↳ block_col, slice_id, addr);
141      address_a[slice_id] = addr;
142    end
143  end
144
145  if(WRITE_DISABLE !=1 && last_vword_ren) begin : wvword
146    for(integer i=0; i<4; i++) begin
147      FatBufferDecoder(last_vword_row, last_vword_col+i, slice_id,
148  ↳ addr);
149      vword_data_out[i*32 +:27] = q_a[slice_id];
150    end
151  end
152
153  if( (WRITE_DISABLE !=1 && last_block_wren) || (READ_BLOCK_DISABLE
154  ↳ != 1 && last_block_ren)) begin : rwlast
155    for(integer row_i=0; row_i<USR_BLOCK_WIDTH; row_i++) begin
156      for(integer col_i=0; col_i<USR_BLOCK_WIDTH; col_i++) begin

```

```

151          FatBufferDecoder(row_i + last_block_row *
152      ↳  USR_BLOCK_SPACING, col_i + last_block_col * USR_BLOCK_SPACING,
153      ↳  slice_id, addr);
154
155      if(WRITE_DISABLE !=1 && last_block_wren) begin
156          wren_b[slice_id] = 1;
157          data_b[slice_id] = q_a[slice_id] + last_block_data[row_i
158      ↳  * USR_BLOCK_WIDTH + col_i];
159          address_b[slice_id] = addr;
160          end else begin //last_block_ren
161          block_data_out[row_i * USR_BLOCK_WIDTH + col_i] =
162      ↳  q_a[slice_id];
163          end
164          end
165      end
166      if(READ_COL_DISABLE!=1 && last_block_rcolen) begin : rcolen_last
167          for(integer row_i=0; row_i<USR_BLOCK_SIZE; row_i++) begin
168              FatBufferDecoder(block_row * USR_BLOCK_SIZE + row_i,
169      ↳  block_col, slice_id, addr);
170              block_data_out[row_i] = 0;
171              block_data_out[row_i] = q_a[slice_id];
172              end
173          end
174      end
175      end
176      always @(posedge clk) begin
177          last_block_wren <= write_block_en;
178          last_block_ren <= read_block_en;
179          last_block_rcolen <= read_col_as_block_en;
180          last_block_row <= block_row;
181          last_block_col <= block_col;
182          last_block_data <= block_data_in;
183
184          last_vword_ren <= read_vword_en;
185          last_vword_row <= vword_row;
186          last_vword_col <= vword_col;
187      end
188      endmodule

```

FatBufferDecoder.sv

```
1  function void FatBufferDecoder;
2
3      parameter ADDR_WIDTH = 8;
4      parameter MEM_BLOCKS_PER_ROW = 32;
5      parameter MEM_BLOCK_WIDTH = 8;
6
7      input [6:0] row;
8      input [6:0] col;
9      output [6:0] slice_id;
10     output [ADDR_WIDTH-1:0] address;
11
12
13     logic [6:0] block_y = row >> $clog2(MEM_BLOCK_WIDTH); // block_y =
14     ↵    row_of_bank / MEM_BLOCK_WIDTH
15     logic [6:0] block_x = col >> $clog2(MEM_BLOCK_WIDTH); //block_x =
16     ↵    col / MEM_BLOCK_WIDTH;
17     logic [6:0] slice_y = row[$clog2(MEM_BLOCK_WIDTH)-1:0]; // slice_y
18     ↵    = row_of_bank % MEM_BLOCK_WIDTH
19     logic [6:0] slice_x = col[$clog2(MEM_BLOCK_WIDTH)-1:0]; // slice_x
20     ↵    = col % MEM_BLOCK_WIDTH
21
22     logic [11:0] block_id = block_y * MEM_BLOCKS_PER_ROW + block_x;
23     slice_id = slice_y * MEM_BLOCK_WIDTH + slice_x + block_id;
24     ↵    //notice the block_id is added to prevent the slices from lining
25     ↵    up with columns
26
27     address = block_id;
28
29 endfunction
```

interfaces.sv

```
1  **** Mem control interfaces ****
2  interface AVL;
3      logic local_init_done;
4      logic avl_readdatavalid;
5      logic avl_burstbegin;
6      logic avl_wait_request_n;
7      logic [25:0] avl_address;
8      logic [127:0] avl_readdata;
9      logic [127:0] avl_writedata;
10     logic avl_write;
11     logic avl_read;
12     modport Master (input local_init_done,
13                     avl_readdatavalid,
14                     avl_wait_request_n,
15                     avl_readdata,
16                     output avl_burstbegin,
17                     avl_address,
18                     avl_writedata,
19                     avl_write,
20                     avl_read);
21 endinterface
22
23 interface READ_BUFFER #(parameter BLOCK_SIZE = 36, parameter
24   WORD_SIZE = 27);
25     logic reset;
26     logic ready;
27     logic col_mode;
28     logic [7:0] block_row;
29     logic [7:0] block_col;
30     logic signed [WORD_SIZE-1:0] block[BLOCK_SIZE-1:0];
31     logic load_ddr;
32     logic pad;
33     logic [25:0] start_address;
34     logic [7:0] stride;
35     logic [7:0] rows;
36     modport TOP (output load_ddr,
37                   start_address,
38                   stride,
39                   rows,
40                   pad,
41                   reset,
42                   col_mode,
43                   block_row,
44                   block_col,
45                   input ready);
46     modport ALU (input block);
47     modport BUFFER (input load_ddr,
48                      start_address,
49                      stride,
50                      rows,
```

```

50         pad,
51         reset,
52         col_mode,
53         block_row,
54         block_col,
55         output ready,
56         block);
57 endinterface
58
59 interface MASK_BUFFER #(parameter WORD_SIZE = 27);
60     logic reset;
61     logic ready;
62     logic signed [WORD_SIZE-1:0] mask[8:0];
63     logic load_ddr;
64     logic [25:0] start_address;
65     modport TOP (output load_ddr,
66                  start_address,
67                  reset,
68                  input ready);
69     modport ALU (input mask);
70     modport BUFFER (input reset,
71                      load_ddr,
72                      start_address,
73                      output ready,
74                      mask);
75 endinterface
76
77 interface WRITE_BACK #(parameter BLOCK_SIZE = 16, parameter WORD_SIZE
    ↳ = 27);
78     logic reset;
79     logic ready;
80     logic accumulate;
81     logic [7:0] block_row;
82     logic [7:0] block_col;
83     logic signed [WORD_SIZE-1:0] block [BLOCK_SIZE-1:0];
84     logic store_ddr;
85     logic [25:0] start_address;
86     logic [7:0] stride;
87     logic [7:0] rows;
88     modport TOP (output store_ddr,
89                  start_address,
90                  stride,
91                  rows,
92                  reset,
93                  block_row,
94                  block_col,
95                  input ready);
96     modport ALU (output block, accumulate);
97     modport BUFFER (input reset,
98                      accumulate,
99                      block_row,
100                     block_col,
101                     block,
102                     store_ddr,

```

```
103         start_address,
104         stride,
105         rows,
106         output ready);
107 endinterface
108
109 ***** ALU interface *****
110 interface ALU_i;
111     logic execute;
112     logic [2:0] operation;
113     logic rev_mask;
114     logic [1:0] sub_block;
115     logic [15:0] sub_index;
116     logic ready;
117     modport TOP ( output execute,
118                   operation,
119                   rev_mask,
120                   sub_block,
121                   sub_index,
122                   input ready);
123     modport ALU ( input execute,
124                   operation,
125                   rev_mask,
126                   sub_block,
127                   sub_index,
128                   output ready);
129 endinterface
```

mask_buffer.sv

```
1 module mask_buffer (
2     input iCLK,
3     MASK_BUFFER.BUFFER bif, // Interface for top level and ALU
4     AVL.Master avl         // DDR3 interface
5 );
6
7 assign avl.avl_burstbegin = avl.avl_write || avl.avl_read;
8 assign avl.avl_writedata = 'x;
9 logic [3:0] state;
10 logic [4:0] write_count;
11 logic [7:0] index;
12 logic i;
13 // 0: idle
14 // 1: load mask from ddr
15 always@(posedge iCLK)
16 begin
17     if (bif.reset) begin
18         write_count <= 5'b0;
19         state <= 0;
20         bif.ready <= 1;
21         index <= 7'b0;
22         avl.avl_write <= 0;
23         avl.avl_read <= 0;
24         avl.avl_address <= {26{1'b0}};
25     end
26     else begin
27         case (state)
28             0 : begin
29                 if (avl.local_init_done && bif.load_ddr) begin
30                     avl.avl_address <= bif.start_address;
31                     state <= 1;
32                     bif.ready <= 0;
33                 end
34             end
35             //Reading from DDR3 to output
36             1 : begin
37                 avl.avl_read <= 1;
38
39                 if (!write_count[3])
40                     write_count <= write_count + 1'b1;
41
42                 if (avl.avl_wait_request_n) //Ready to read
43                     state <= 2;
44             end
45             2 : begin
46                 avl.avl_read <= 0;
47
48                 if (!write_count[3])
49                     write_count <= write_count + 1'b1;
50             end
51         endcase
52     end
53 end
```

```
51      if (avl.avl_readdatavalid)
52      begin
53          for(int i=0; i<4; i++) bif.mask[index*4+i] <=
54              avl.avl_readdata[i*32 +:27];
55          state <= 3;
56      end
57  end
58 3 : begin
59      if (write_count[3])
60      begin
61          write_count <= 5'b0;
62
63          //Done reading
64          if (index + 1 > 8) state <= 4;
65          else
66
67          // Read next
68          begin
69              avl.avl_address <= avl.avl_address + 1'b1;
70              state <= 1;
71              index <= index + 1'b1;
72          end
73      end
74  end
75 4 : begin
76      bif.ready <= 1'b1;
77      state <= 0;
78  end
79  default : state <= 0;
80  endcase
81 end
82
83 endmodule
```

myAddrInMux.qip

```
1 set_global_assignment -name IP_TOOL_NAME "LPM_MUX"
2 set_global_assignment -name IP_TOOL_VERSION "15.1"
3 set_global_assignment -name IP_GENERATED_DEVICE_FAMILY "{Cyclone V}"
4 set_global_assignment -name VERILOG_FILE [file join
    ↳ $::quartus(qip_path) "myAddrInMux.v"]
5 set_global_assignment -name MISC_FILE [file join $::quartus(qip_path)
    ↳ "myAddrInMux_bb.v"]
```

myDataOutMux.qip

```
1 set_global_assignment -name IP_TOOL_NAME "LPM_MUX"
2 set_global_assignment -name IP_TOOL_VERSION "15.1"
3 set_global_assignment -name IP_GENERATED_DEVICE_FAMILY "{Cyclone V}"
4 set_global_assignment -name VERILOG_FILE [file join
    ↳ $::quartus(qip_path) "myDataOutMux.v"]
```

mylpmult.qip

```
1 set_global_assignment -name IP_TOOL_NAME "LPM_MULT"
2 set_global_assignment -name IP_TOOL_VERSION "15.1"
3 set_global_assignment -name IP_GENERATED_DEVICE_FAMILY "{Cyclone V}"
4 set_global_assignment -name VERILOG_FILE [file join
   ↳ $::quartus(qip_path) "mylpm_mult.v"]
5 set_global_assignment -name MISC_FILE [file join $::quartus(qip_path)
   ↳ "mylpm_mult_bb.v"]
```

myRAM2Port.qip

```
1 set_global_assignment -name IP_TOOL_NAME "RAM: 1-PORT"
2 set_global_assignment -name IP_TOOL_VERSION "15.1"
3 set_global_assignment -name IP_GENERATED_DEVICE_FAMILY "{Cyclone V}"
4 set_global_assignment -name VERILOG_FILE [file join
    ↳ $::quartus(qip_path) "myRAM.v"]
5 set_global_assignment -name MISC_FILE [file join $::quartus(qip_path)
    ↳ "myRAM_bb.v"]
```

myRAMInitializer.qip

```
1 set_global_assignment -name IP_TOOL_NAME "RAM initializer"
2 set_global_assignment -name IP_TOOL_VERSION "15.1"
3 set_global_assignment -name IP_GENERATED_DEVICE_FAMILY "{Cyclone V}"
4 set_global_assignment -name VERILOG_FILE [file join
   ↳ $::quartus(qip_path) "myRAMInitializer.v"]
5 set_global_assignment -name MISC_FILE [file join $::quartus(qip_path)
   ↳ "myRAMInitializer.bsf"]
6 set_global_assignment -name MISC_FILE [file join $::quartus(qip_path)
   ↳ "myRAMInitializer_inst.v"]
7 set_global_assignment -name MISC_FILE [file join $::quartus(qip_path)
   ↳ "myRAMInitializer_bb.v"]
8 set_global_assignment -name MISC_FILE [file join $::quartus(qip_path)
   ↳ "myRAMInitializer.inc"]
9 set_global_assignment -name MISC_FILE [file join $::quartus(qip_path)
   ↳ "myRAMInitializer.cmp"]
```

read_buffer.sv

```
1 module read_buffer (
2     input iCLK,
3     READ_BUFFER.BUFFER bif, // Interface for Top level and ALU
4     AVL.Master avl         // DDR3 interface
5 );
6
7 parameter BUFFER_WIDTH = 256;
8 parameter BLOCK_WIDTH = 6;
9 parameter BLOCK_SIZE = BLOCK_WIDTH * BLOCK_WIDTH;
10 parameter WORD_SIZE = 27;
11
12 parameter COL_DISABLE = 0;
13 parameter BLOCK_DISABLE = 0;
14
15 assign avl.avl_burstbegin = avl.avl_write || avl.avl_read;
16 assign avl.avl_writedata = 'x;
17
18 logic [3:0] state;
19 logic [15:0] row;
20 logic [15:0] index;
21 logic [4:0] write_count;
22
23 logic fb_init_busy;
24 logic [9:0] vword_row, vword_col;
25 wire [127:0] vword_data;
26
27 wire signed [WORD_SIZE-1:0] fb_block [BLOCK_SIZE-1:0];
28
29 FatBuffer #(
30     .WORD_SIZE(WORD_SIZE),
31     .BUFFER_WIDTH(BUFFER_WIDTH),
32     .USR_BLOCK_WIDTH(BLOCK_WIDTH),
33     .USR_BLOCK_SPACING(BLOCK_WIDTH-2),
34     .WRITE_DISABLE(1),
35     .READ_COL_DISABLE(COL_DISABLE),
36     .READ_BLOCK_DISABLE(BLOCK_DISABLE)
37 )
38 fb(.clk(iCLK),
39     .init(bif.reset),
40     .init_busy(fb_init_busy),
41     .read_block_en(~bif.col_mode),
42     .read_col_as_block_en(bif.col_mode),
43     .write_block_en(0),
44     .block_row(bif.block_row),
45     .block_col(bif.block_col),
46     .block_data_out(fb_block),
47     .write_vword_en(avl.avl_readdatavalid),
48     .read_vword_en(0),
49     .vword_row(vword_row),
50     .vword_col(vword_col),
```

```

51      .vword_data_in(vword_data)
52      );
53 assign bif.block = fb_block;
54
55 always_comb begin
56   vword_data = avl.avl_readdata;
57   if(bif.pad) begin
58     vword_row=row + 1'b1;
59     vword_col=index*4 + 1'b1;
60   end else begin
61     vword_row=row;
62     vword_col=index*4;
63   end
64 end
65
66 // 0: idle
67 // 1: load from ddr
68 always@(posedge iCLK)
69 begin
70   if (bif.reset) begin
71     write_count <= 0;
72     index <= 16'b0;
73     row <= 16'b0;
74     state <= 5;
75     bif.ready <= 0;
76     avl.avl_read <= 0;
77     avl.avl_write <= 0;
78   end
79   else begin
80     case (state)
81       0 : begin
82         if (avl.local_init_done && bif.load_ddr) begin
83           avl.avl_address <= bif.start_address;
84           state <= 1;
85           bif.ready <= 0;
86         end
87       end
88     //Reading from DDR3 to local registers
89     1 : begin
90       avl.avl_read <= 1;
91
92       if (!write_count[3])
93         write_count <= write_count + 1'b1;
94
95       if (avl.avl_wait_request_n) //ready to read
96         state <= 2;
97       end
98     2 : begin
99       avl.avl_read <= 0;
100
101      if (!write_count[3])
102        write_count <= write_count + 1'b1;
103
104      if (avl.avl_readdatavalid)

```

```
105         state <= 3;
106     end
107 3 : begin
108     write_count <= 5'b0;
109
110     //Done reading
111     if ((index >= bif.stride - 1) && (row >= bif.rows - 1)) state
112     => <= 4;
113
114     else // Read next
115     begin
116         avl.avl_address <= avl.avl_address + 1'b1;
117         state <= 1;
118         if (index >= bif.stride - 1)
119             begin
120                 index <= 0;
121                 row <= row + 1'b1;
122                 end else index <= index + 1'b1;
123             end
124         end
125     4 : begin
126         bif.ready <= 1'b1;
127         state <= 0;
128         end
129     //wait for buffer initialization
130     5 : begin
131         if(!fb_init_busy) begin
132             bif.ready <= 1;
133             state <= 0;
134         end
135         end
136     default : state <= 0;
137     endcase
138     end
139
140 endmodule
```

relu.sv

```
1 module relu(pixels_in, pixels_out);
2
3 parameter SIZE = 16;
4
5 parameter WORD_SIZE = 27;
6
7 input signed [WORD_SIZE-1:0] pixels_in [(SIZE - 1):0];
8 output signed [WORD_SIZE-1:0] pixels_out [(SIZE - 1):0];
9
10 genvar i;
11 generate for (i = 0; i < SIZE; i++) begin : for_i
12     assign pixels_out[i] = (pixels_in[i] < $signed(0))? 1'b0 :
13         ↳ pixels_in[i];
14 end
15 endgenerate
16 endmodule
```

reverse_mask.sv

```
1 module reverse_mask #(parameter WORD_SIZE = 27) (
2     input logic signed [WORD_SIZE-1:0] kernel [8:0],
3     output logic signed [WORD_SIZE-1:0] reversed [8:0]);
4
5 always_comb begin
6     reversed[0] = kernel[8];
7     reversed[1] = kernel[7];
8     reversed[2] = kernel[6];
9     reversed[3] = kernel[5];
10    reversed[4] = kernel[4];
11    reversed[5] = kernel[3];
12    reversed[6] = kernel[2];
13    reversed[7] = kernel[1];
14    reversed[8] = kernel[0];
15 end
16 endmodule
```

SoCKit_DDR3_RTL_Test.sv

```
1  /*
2   * TOP LEVEL MODULE
3   * - module instantiation
4   * - Instruction decoder
5
6   * Takes in 64-bit instructions from the CPU
7
8   * There are two types of instructions: memory control and ALU
9   * → instructions
10
11  * This file was previously the SoCKit's DDR3 test module, which
12  * → explains the strange
13  * name. Over time it became the top level module of the project,
14  * → because
15  * the original SoCKit board test had a built-in test which was
16  * → repurposed
17  * at various stages of the project.
18  */
19
20  'define ENABLE_DDR3
21  //`define ENABLE_HPS
22  //`define ENABLE_HSMC_XCVR
23  module SoCKit_DDR3_RTL_Test(
24    select,
25      //////////////////AUD/////////////////
26      AUD_ADCDAT,
27      AUD_ADCLRCK,
28      AUD_BCLK,
29      AUD_DACDAT,
30      AUD_DACLCK,
31      AUD_I2C_SCLK,
32      AUD_I2C_SDAT,
33      AUD_MUTE,
34      AUD_XCK,
35
36  'ifdef ENABLE_DDR3
37      //////////////////DDR3/////////////////
38      DDR3_A,
39      DDR3_BA,
40      DDR3_CAS_n,
41      DDR3_CKE,
42      DDR3_CK_n,
43      DDR3_CK_p,
44      DDR3_CS_n,
45      DDR3_DM,
46      DDR3_DQ,
47      DDR3_DQS_n,
48      DDR3_DQS_p,
49      DDR3_ODT,
```

```
47          DDR3_RAS_n,
48          DDR3_RESET_n,
49          DDR3_RZQ,
50          DDR3_WE_n,
51      'endif /*ENABLE_DDR3*/
52
53          //////////////FAN///////////
54          FAN_CTRL,
55
56  'ifdef ENABLE_HPS
57          //////////////HPS///////////
58          HPS_CLOCK_25,
59          HPS_CLOCK_50,
60          HPS_CONV_USB_n,
61          HPS_DDR3_A,
62          HPS_DDR3_BA,
63          HPS_DDR3_CAS_n,
64          HPS_DDR3_CKE,
65          HPS_DDR3_CK_n,
66          HPS_DDR3_CK_p,
67          HPS_DDR3_CS_n,
68          HPS_DDR3_DM,
69          HPS_DDR3_DQ,
70          HPS_DDR3_DQS_n,
71          HPS_DDR3_DQS_p,
72          HPS_DDR3_ODT,
73          HPS_DDR3_RAS_n,
74          HPS_DDR3_RESET_n,
75          HPS_DDR3_RZQ,
76          HPS_DDR3_WE_n,
77          HPS_ENET_GTX_CLK,
78          HPS_ENET_INT_n,
79          HPS_ENET_MDC,
80          HPS_ENET_MDIO,
81          HPS_ENET_RESET_n,
82          HPS_ENET_RX_CLK,
83          HPS_ENET_RX_DATA,
84          HPS_ENET_RX_DV,
85          HPS_ENET_TX_DATA,
86          HPS_ENET_TX_EN,
87          HPS_FLASH_DATA,
88          HPS_FLASH_DCLK,
89          HPS_FLASH_NCSO,
90          HPS_GSENSOR_INT,
91          HPS_I2C_CLK,
92          HPS_I2C_SDA,
93          HPS_KEY,
94          HPS_LCM_D_C,
95          HPS_LCM_RST_N,
96          HPS_LCM_SPIM_CLK,
97          HPS_LCM_SPIM_MISO,
98          HPS_LCM_SPIM_MOSI,
99          HPS_LCM_SPIM_SS,
100         HPS_LED,
```

```

101      HPS_LTC_GPIO,
102      HPS_RESET_n,
103      HPS_SD_CLK,
104      HPS_SD_CMD,
105      HPS_SD_DATA,
106      HPS_SPIM_CLK,
107      HPS_SPIM_MISO,
108      HPS_SPIM_MOSI,
109      HPS_SPIM_SS,
110      HPS_SW,
111      HPS_UART_RX,
112      HPS_UART_TX,
113      HPS_USB_CLKOUT,
114      HPS_USB_DATA,
115      HPS_USB_DIR,
116      HPS_USB_NXT,
117      HPS_USB_STP,
118      HPS_WARM_RST_n,
119  'endif /*ENABLE_HPS*/
120
121      //////////////HSMC///////////
122      HSMC_CLKIN_n,
123      HSMC_CLKIN_p,
124      HSMC_CLKOUT_n,
125      HSMC_CLKOUT_p,
126      HSMC_CLK_INO,
127      HSMC_CLK_OUTO,
128      HSMC_D,
129
130  'ifdef ENABLE_HSMC_XCVR
131
132      HSMC_GXB_RX_p,
133      HSMC_GXB_TX_p,
134      HSMC_REF_CLK_p,
135  'endif
136      HSMC_RX_n,
137      HSMC_RX_p,
138      HSMC_SCL,
139      HSMC_SDA,
140      HSMC_TX_n,
141      HSMC_TX_p,
142
143      //////////////IRDA///////////
144      IRDA_RXD,
145
146      //////////////KEY///////////
147      KEY,
148
149      //////////////LED///////////
150      LED,
151
152      //////////////OSC///////////
153      OSC_50_B3B,
154      OSC_50_B4A,

```

```

155     OSC_50_B5B,
156     OSC_50_B8A,
157
158     //////////////PCIE///////////
159     PCIE_PERST_n,
160     PCIE_WAKE_n,
161
162     //////////////RESET/////////
163     RESET_n,
164
165     //////////////SI5338/////////
166     SI5338_SCL,
167     SI5338_SDA,
168
169     //////////////SW///////////
170     SW,
171
172     //////////////TEMP/////////
173     TEMP_CS_n,
174     TEMP_DIN,
175     TEMP_DOUT,
176     TEMP_SCLK,
177
178     //////////////USB///////////
179     USB_B2_CLK,
180     USB_B2_DATA,
181     USB_EMPTY,
182     USB_FULL,
183     USB_OE_n,
184     USB_RD_n,
185     USB_RESET_n,
186     USB_SCL,
187     USB_SDA,
188     USB_WR_n,
189
190     //////////////VGA/////////
191     VGA_B,
192     VGA_BLANK_n,
193     VGA_CLK,
194     VGA_G,
195     VGA_HS,
196     VGA_R,
197     VGA_SYNC_n,
198     VGA_VS,
199
200 );
201
202 //=====
203 // PORT declarations
204 //=====
205
206 ////////////// AUD //////////
207 input                               AUD_ADCDAT;
208 inout                                AUD_ADCLRCK;

```

```

209  inout                                AUD_BCLK;
210  output                               AUD_DACDAT;
211  inout                                AUD_DACLRCK;
212  output                               AUD_I2C_SCLK;
213  inout                                AUD_I2C_SDAT;
214  output                               AUD_MUTE;
215  output                               AUD_XCK;

216
217  'ifdef ENABLE_DDR3
218  ////////////// DDR3 ///////////
219  output [14:0]                           DDR3_A;
220  output [2:0]                            DDR3_BA;
221  output                               DDR3_CAS_n;
222  output                               DDR3_CKE;
223  output                               DDR3_CK_n;
224  output                               DDR3_CK_p;
225  output                               DDR3_CS_n;
226  output [3:0]                            DDR3_DM;
227  inout [31:0]                           DDR3_DQ;
228  inout [3:0]                            DDR3_DQS_n;
229  inout [3:0]                            DDR3_DQS_p;
230  output                               DDR3_ODT;
231  output                               DDR3_RAS_n;
232  output                               DDR3_RESET_n;
233  input                                DDR3_RZQ;
234  output                               DDR3_WE_n;
235  'endif /*ENABLE_DDR3*/
236
237  ////////////// FAN ///////////
238  output                               FAN_CTRL;

239
240  'ifdef ENABLE_HPS
241  ////////////// HPS ///////////
242  input                                HPS_CLOCK_25;
243  input                                HPS_CLOCK_50;
244  input                                HPS_CONV_USB_n;
245  output [14:0]                           HPS_DDR3_A;
246  output [2:0]                            HPS_DDR3_BA;
247  output                               HPS_DDR3_CAS_n;
248  output                               HPS_DDR3_CKE;
249  output                               HPS_DDR3_CK_n;
250  output                               HPS_DDR3_CK_p;
251  output                               HPS_DDR3_CS_n;
252  output [3:0]                            HPS_DDR3_DM;
253  inout [31:0]                           HPS_DDR3_DQ;
254  inout [3:0]                            HPS_DDR3_DQS_n;
255  inout [3:0]                            HPS_DDR3_DQS_p;
256  output                               HPS_DDR3_ODT;
257  output                               HPS_DDR3_RAS_n;
258  output                               HPS_DDR3_RESET_n;
259  input                                HPS_DDR3_RZQ;
260  output                               HPS_DDR3_WE_n;
261  input                                HPS_ENET_GTX_CLK;
262  input                                HPS_ENET_INT_n;

```

```

263 output HPS_ENET_MDC;
264 inout HPS_ENET_MDIO;
265 output HPS_ENET_RESET_n;
266 input [3:0] HPS_ENET_RX_CLK;
267 input [3:0] HPS_ENET_RX_DATA;
268 input [3:0] HPS_ENET_RX_DV;
269 output [3:0] HPS_ENET_TX_DATA;
270 output [3:0] HPS_ENET_TX_EN;
271 inout [3:0] HPS_FLASH_DATA;
272 output HPS_FLASH_DCLK;
273 output HPS_FLASH_NCS0;
274 input HPS_GSENSOR_INT;
275 inout HPS_I2C_CLK;
276 inout HPS_I2C_SDA;
277 input [3:0] HPS_KEY;
278 output HPS_LCM_D_C;
279 output HPS_LCM_RST_N;
280 input HPS_LCM_SPIM_CLK;
281 inout HPS_LCM_SPIM_MISO;
282 output HPS_LCM_SPIM_MOSI;
283 output HPS_LCM_SPIM_SS;
284 output [3:0] HPS_LED;
285 inout HPS_LTC_GPIO;
286 input HPS_RESET_n;
287 output HPS_SD_CLK;
288 inout HPS_SD_CMD;
289 inout [3:0] HPS_SD_DATA;
290 output HPS_SPIM_CLK;
291 input HPS_SPIM_MISO;
292 output HPS_SPIM_MOSI;
293 output HPS_SPIM_SS;
294 input [3:0] HPS_SW;
295 input HPS_UART_RX;
296 output HPS_UART_TX;
297 input HPS_USB_CLKOUT;
298 inout [7:0] HPS_USB_DATA;
299 input HPS_USB_DIR;
300 input HPS_USB_NXT;
301 output HPS_USB_STP;
302 input HPS_WARM_RST_n;
303 'endif /*ENABLE_HPS*/
304
305 ////////////// HSMC ///////////
306 inout [2:1] HSMC_CLKIN_n;
307 inout [2:1] HSMC_CLKIN_p;
308 inout [2:1] HSMC_CLKOUT_n;
309 inout [2:1] HSMC_CLKOUT_p;
310 inout HSMC_CLK_INO;
311 inout HSMC_CLK_OUTO;
312 inout [3:0] HSMC_D;
313
314 'ifdef ENABLE_HSMC_XCVR
315 input [7:0] HSMC_GXB_RX_p;
316 output [7:0] HSMC_GXB_TX_p;

```

```

317 input HSMC_REF_CLK_p;
318 'endif
319
320 inout [16:0] HSMC_RX_n;
321 inout [16:0] HSMC_RX_p;
322 output HSMC_SCL;
323 inout HSMC_SDA;
324 inout [16:0] HSMC_TX_n;
325 inout [16:0] HSMC_TX_p;
326
327 ////////// IRDA //////////
328 input IRDA_RXD;
329
330 ////////// KEY //////////
331 input [3:0] KEY;
332
333 ////////// LED //////////
334 output [3:0] LED;
335
336 ////////// OSC //////////
337 input OSC_50_B3B;
338 input OSC_50_B4A;
339 input OSC_50_B5B;
340 input OSC_50_B8A;
341
342 ////////// PCIE //////////
343 input PCIE_PERST_n;
344 input PCIE_WAKE_n;
345
346 ////////// RESET //////////
347 input RESET_n;
348
349 ////////// SI5338 //////////
350 inout SI5338_SCL;
351 inout SI5338_SDA;
352
353 ////////// SW //////////
354 input [3:0] SW;
355
356 ////////// TEMP //////////
357 output TEMP_CS_n;
358 output TEMP_DIN;
359 input TEMP_DOUT;
360 output TEMP_SCLK;
361
362 ////////// USB //////////
363 input USB_B2_CLK;
364 inout [7:0] USB_B2_DATA;
365 output USB_EMPTY;
366 output USB_FULL;
367 input USB_OE_n;
368 input USB_RD_n;
369 input USB_RESET_n;
370 inout USB_SCL;

```

```

371  inout                                     USB_SDA;
372  input                                      USB_WR_n;
373
374  ////////////// VGA ///////////
375  output [7:0]                                VGA_B;
376  output                                     VGA_BLANK_n;
377  output                                     VGA_CLK;
378  output [7:0]                                VGA_G;
379  output                                     VGA_HS;
380  output [7:0]                                VGA_R;
381  output                                     VGA_SYNC_n;
382  output                                     VGA_VS;
383
384
385  //=====
386  // REG/WIRE declarations
387  //=====
388  wire afi_clk; // clock for test controllers
389  /// test status ...
390  //DDR3 Verify (A)
391  wire fpga_ddr3_test_pass/*synthesis keep*/;
392  wire fpga_ddr3_test_fail/*synthesis keep*/;
393  wire fpga_ddr3_test_complete/*synthesis keep*/;
394  wire fpga_ddr3_local_init_done/*synthesis keep*/;
395  wire fpga_ddr3_local_cal_success/*synthesis keep*/;
396  wire fpga_ddr3_local_cal_fail/*synthesis keep*/;
397
398  assign FAN_CTRL = 1'bz;
399
400  //=====
401  // Structural coding
402  //=====
403  fpga_ddr3 fpga_ddr3_inst(
404      /*input wire */ .pll_ref_clk(OSC_50_B4A),
405      /*input wire */ ,
406      → .global_reset_n(test_global_reset_n),
407      /*input wire */ ,
408      → .soft_reset_n(test_software_reset_n),
409      /*output wire */ .afi_clk(),
410      /*output wire */ .afi_half_clk(afi_clk),
411      /*output wire */ .afi_reset_n(),
412      /*output wire [14:0] */ .mem_a(DDR3_A),
413      /*output wire [2:0] */ .mem_ba(DDR3_BA),
414      /*output wire [0:0] */ .mem_ck(DDR3_CK_p),
415      /*output wire [0:0] */ .mem_ck_n(DDR3_CK_n),
416      /*output wire [0:0] */ .mem_cke(DDR3_CKE),
417      /*output wire [0:0] */ .mem_cs_n(DDR3_CS_n),
418      /*output wire [3:0] */ .mem_dm(DDR3_DM),
419      /*output wire [0:0] */ .mem_ras_n(DDR3_RAS_n),
420      /*output wire [0:0] */ .mem_cas_n(DDR3_CAS_n),
421      /*output wire [0:0] */ .mem_we_n(DDR3_WE_n),
422      /*output wire */ .mem_reset_n(DDR3_RESET_n),
423      /*inout wire [31:0] */ .mem_dq(DDR3_DQ),
424      /*inout wire [3:0] */ .mem_dqs(DDR3_DQS_p),

```

```

423  /*inout wire [3:0] */      .mem_dqs_n(DDR3_DQS_n),
424  /*output wire [0:0] */     .mem_odt(DDR3_ODT),
425
426  /*output wire */          .avl_ready_0(fpga_ddr3_avl_ready),
427  /*input wire */           .avl_burstbegin_0(fpga_ddr3_avl_burstbegin),
428  /*input wire [25:0] */    .avl_addr_0(fpga_ddr3_avl_addr),
429  /*output wire */          .avl_rdata_valid_0(fpga_ddr3_avl_rdata_valid),
430  /*output wire [127:0] */   .avl_rdata_0(fpga_ddr3_avl_rdata),
431  /*input wire [127:0] */   .avl_wdata_0(fpga_ddr3_avl_wdata),
432  /*input wire [15:0] */    .avl_be_0(16'hFFFF),
433  /*input wire */          .avl_read_req_0(fpga_ddr3_avl_read_req),
434  /*input wire */          .avl_write_req_0(fpga_ddr3_avl_write_req),
435  /*input wire [2:0] */    .avl_size_0(fpga_ddr3_avl_size),
436  /*output wire */          .local_init_done(fpga_ddr3_local_init_done),
437  /*output wire */          .local_cal_success(fpga_ddr3_local_cal_success),
438  /*output wire */          .local_cal_fail(fpga_ddr3_local_cal_fail),
439
440  /*input wire */          .oct_rzqin(DDR3_RZQ)
441 );
442
443  ////////////////////// DDR3(A) Test /////////////////////
444  wire fpga_ddr3_avl_ready;                      //
445  wire avl.waitrequest_n;                         //
446  wire fpga_ddr3_avl_burstbegin;                 //
447  wire [25:0] fpga_ddr3_avl_addr;                //
448  wire [25:0] fpga_ddr3_avl_rdata_valid;         //
449  wire [127:0] fpga_ddr3_avl_rdata;              //
450  wire [127:0] fpga_ddr3_avl_wdata;              //
451  wire [2:0] fpga_ddr3_avl_read_req;             //
452  wire [2:0] fpga_ddr3_avl_write_req;            //
453  wire [2:0] fpga_ddr3_avl_size;                 //
454  assign fpga_ddr3_avl_size = 3'b001;
455
456  parameter WORD_SIZE = 27;
457
458  ///////////////////////////////
459  // Interface declarations
460  AVL_to_ddr3();

```

```

461 READ_BUFFER #(.WORD_SIZE(WORD_SIZE)) read_buff1();
462 READ_BUFFER #(.WORD_SIZE(WORD_SIZE)) read_buff2();
463 MASK_BUFFER #(.WORD_SIZE(WORD_SIZE)) mask_buff();
464 WRITE_BACK #(.WORD_SIZE(WORD_SIZE)) accumulator();
465 ALU_i alu_i();

466 ///////////////////////////////////////////////////////////////////
467 // Connect AVL interface
468 always_comb begin
469   to_ddr3.local_init_done    = fpga_ddr3_local_init_done;
470   to_ddr3.avl_readdatavalid = fpga_ddr3_avl_rdata_valid;
471   to_ddr3.avl_wait_request_n = fpga_ddr3_avl_ready;
472   to_ddr3.avl_readdata      = fpga_ddr3_avl_rdata;
473   fpga_ddr3_avl_burstbegin = to_ddr3.avl_burstbegin;
474   fpga_ddr3_avl_addr       = to_ddr3.avl_address;
475   fpga_ddr3_avl_wdata      = to_ddr3.avl_writedata;
476   fpga_ddr3_avl_write_req  = to_ddr3.avl_write;
477   fpga_ddr3_avl_read_req   = to_ddr3.avl_read;
478 end
479 ///////////////////////////////////////////////////////////////////
480 // Memory control unit
481 input [3:0] select;
482 mem_control #(.WORD_SIZE(WORD_SIZE)) mv(
483   .iCLK(afi_clk),
484   .selector(select),
485   .to_ddr3(to_ddr3.Master),
486   .rbi1(read_buff1.BUFFER),
487   .rbi2(read_buff2.BUFFER),
488   .mi(mask_buff.BUFFER),
489   .wi(accumulator.BUFFER)
490 );
491
492
493 ///////////////////////////////////////////////////////////////////
494 // ALU unit
495 ALU #(.WORD_SIZE(WORD_SIZE)) alu (
496   .iCLK(afi_clk),
497   .in_block1(read_buff1.ALU),
498   .in_block2(read_buff2.ALU),
499   .mask(mask_buff.ALU),
500   .out_block(accumulator.ALU),
501   .from_top(alu_i.ALU)
502 );
503
504 ///////////////////////////////////////////////////////////////////
505 // Top Level Instructions
506
507 logic[63:0] instruction;
508
509 logic cpu_ready;
510
511 //common instruction decoing
512 logic [3:0] inst_op;
513
514

```

```
515 assign inst_op = instruction[63:60];
516
517 //Memory instruction decoding
518 logic inst_reset;
519 logic inst_pad;
520 logic [25:0] inst_addr;
521 logic [7:0] zzz;
522 logic [7:0] inst_rows;
523 logic [7:0] inst_cols;
524 logic [7:0] inst_stride;
525
526 assign {inst_reset, inst_pad, inst_addr, zzz, inst_rows, inst_cols,
527   → inst_stride} = instruction[57:0];
528
529
530 assign read_buff1.pad = inst_pad;
531 assign read_buff2.pad = inst_pad;
532
533 assign read_buff1.start_address = inst_addr;
534 assign read_buff2.start_address = inst_addr;
535 assign mask_buff.start_address = inst_addr;
536 assign accumulator.start_address = inst_addr;
537
538 assign read_buff1.rows = inst_rows;
539 assign read_buff2.rows = inst_rows;
540 assign accumulator.rows = inst_rows;
541
542 assign read_buff1.stride = inst_stride;
543 assign read_buff2.stride = inst_stride;
544 assign accumulator.stride = inst_stride;
545
546
547 //ALU instruction decoding
548 logic [2:0] inst_alu_op;
549 logic [15:0] inst_sub_index;
550 logic [1:0] inst_sub_block;
551 logic inst_rev_mask;
552 logic inst_block_in_col_modde;
553 logic [7:0] inst_block_in_row;
554 logic [7:0] inst_block_in_col;
555 logic [7:0] inst_block_out_row;
556 logic [7:0] inst_block_out_col;
557
558 assign inst_alu_op = instruction[58:56];
559
560 assign inst_block_in_col_mode = instruction[48];
561 assign inst_sub_index = instruction[47:32];
562 assign inst_sub_block = instruction[33:32];
563 assign inst_rev_mask = instruction[32];
564
565 assign inst_block_in_row = instruction[31:24];
566 assign inst_block_in_col = instruction[23:16];
567 assign inst_block_out_row = instruction[15:8];
```

```
568 assign inst_block_out_col = instruction[7:0];
569
570 assign alu_i.operation = inst_alu_op;
571 assign alu_i.sub_index = inst_sub_index;
572 assign alu_i.sub_block = inst_sub_block;
573 assign alu_i.rev_mask = inst_rev_mask;
574
575 assign read_buff1.col_mode = inst_block_in_col_mode;
576 assign read_buff2.col_mode = inst_block_in_col_mode;
577
578 assign read_buff1.block_row = inst_block_in_row;
579 assign read_buff2.block_row = inst_block_in_row;
580 assign accumulator.block_row = inst_block_out_row;
581
582 assign read_buff1.block_col = inst_block_in_col;
583 assign read_buff2.block_col = inst_block_in_col;
584 assign accumulator.block_col = inst_block_out_col;
585
586 logic[7:0] state;
587
588 always @(posedge afi_clk)
589 begin
590 read_buff1.reset = 0;
591 read_buff2.reset = 0;
592 mask_buff.reset = 0;
593 accumulator.reset = 0;
594
595 read_buff1.load_ddr = 0;
596 read_buff2.load_ddr = 0;
597 mask_buff.load_ddr = 0;
598 accumulator.store_ddr = 0;
599 alu_i.execute = 0;
600
601 if(test_software_reset_n) begin
602     state <= 0;
603     cpu_ready <= 1;
604
605 end
606 case(state)
607     0: begin
608         case(inst_op)
609             0: begin //noop
610                 if(inst_reset) begin
611                     read_buff1.reset = 1;
612                     read_buff2.reset = 1;
613                     mask_buff.reset = 1;
614                     accumulator.reset = 1;
615                     state <= 6;
616                 end
617             end
618             1: begin //read buffer1
619                 if(inst_reset)
620                     read_buff1.reset = 1;
621                 else
```

```

622         read_buff1.load_ddr = 1;
623         cpu_ready <= 0;
624         state <= 1;
625     end
626     2: begin //read buffer2
627         if(inst_reset)
628             read_buff2.reset = 1;
629         else
630             read_buff2.load_ddr = 1;
631             cpu_ready <=0;
632             state <= 2;
633         end
634     3: begin //mask buffer
635         mask_buff.load_ddr = 1;
636         cpu_ready <=0;
637         state <= 3;
638     end
639     4: begin //write buffer
640         accumulator.store_ddr = 1;
641         cpu_ready <=0;
642         state <= 4;
643     end
644     5: begin //ALU operation
645         alu_i.execute = 1;
646         cpu_ready <=0;
647         state <= 5;
648     end
649     endcase
650 end
651 1: begin
652     if(read_buff1.ready) begin
653         cpu_ready <= 1;
654         state <= 0;
655     end else
656         read_buff1.load_ddr = 1;
657     end
658 2: begin
659     if(read_buff2.ready) begin
660         cpu_ready <= 1;
661         state <= 0;
662     end else
663         read_buff2.load_ddr = 1;
664     end
665 3: begin
666     if(mask_buff.ready) begin
667         cpu_ready <= 1;
668         state <= 0;
669     end else
670         mask_buff.load_ddr = 1;
671     end
672 4: begin
673     if(accumulator.ready) begin
674         cpu_ready <= 1;

```

```
676     state      <= 0;
677   end else
678     accumulator.store_ddr  = 1;
679   end
680   5: begin
681     if(alu_i.ready) begin
682       cpu_ready <= 1;
683       state      <= 0;
684     end else
685       alu_i.execute          = 1;
686   end
687   6: begin
688     if(read_buff1.ready && read_buff2.ready && mask_buff.ready &&
689     ↳ accumulator.ready) begin
690       cpu_ready <= 1;
691       state      <= 0;
692     end
693   endcase
694 end
695
696 always @ (posedge OSC_50_B3B)
697 begin
698   instruction <= instruction + 1;
699 end
700
701
702 endmodule
```

soft_lpmmult.qip

```
1 set_global_assignment -name IP_TOOL_NAME "LPM_MULT"
2 set_global_assignment -name IP_TOOL_VERSION "15.1"
3 set_global_assignment -name IP_GENERATED_DEVICE_FAMILY "{Cyclone V}"
4 set_global_assignment -name VERILOG_FILE [file join
    ↳ $::quartus(qip_path) "soft_lpmmult.v"]
5 set_global_assignment -name MISC_FILE [file join $::quartus(qip_path)
    ↳ "soft_lpmmult_bb.v"]
```

vector_mux.sv

```
1 module vector_mux
2   #(parameter WIDTH = 27,
3     parameter INPUTS = 2,
4     parameter SELECT_WIDTH = $clog2(INPUTS)
5   )
6   (
7     input [WIDTH-1:0] in [INPUTS-1:0],
8     input [SELECT_WIDTH-1:0] sel,
9     output[WIDTH-1:0] out
10 );
11
12 always_comb begin
13   out = in[sel];
14 end
15
16 endmodule
```

write_back_accumulator.sv

```
1 module write_back_accumulator (
2     input iCLK,
3     WRITE_BACK.BUFFER bif,    //Interface for top level and ALU
4     AVL.Master avl          //DDR3 interface
5 );
6
7 parameter BUFFER_WIDTH = 8;
8 parameter BLOCK_WIDTH = 4;
9 parameter BLOCK_SIZE = BLOCK_WIDTH*BLOCK_WIDTH;
10 parameter WORD_SIZE = 27;
11 assign avl.avl_burstbegin = avl.avl_write || avl.avl_read;
12
13 logic fb_init_busy;
14
15 wire signed [WORD_SIZE-1:0] block_data [BLOCK_SIZE-1:0];
16
17 logic read_vword_en;
18
19 wire [127:0] vword_data;
20 logic [9:0] vword_row, vword_col;
21
22 FatBuffer #(
23     .WORD_SIZE(WORD_SIZE),
24     .USR_BLOCK_WIDTH(BLOCK_WIDTH),
25     .USR_BLOCK_SPACING(BLOCK_WIDTH),
26     .READ_COL_DISABLE(1),
27     .READ_BLOCK_DISABLE(1)
28 )(
29     fb(.clk(iCLK),
30         .init(bif.reset),
31         .init_busy(fb_init_busy),
32         .read_block_en(0),
33         .read_col_as_block_en(0),
34         .write_block_en(bif.accumulate),
35         .block_row(bif.block_row),
36         .block_col(bif.block_col),
37         .block_data_in(block_data),
38         .write_vword_en(0),
39         .read_vword_en(read_vword_en),
40         .vword_row(vword_row),
41         .vword_col(vword_col),
42         .vword_data_in('x),
43         .vword_data_out(vword_data)
44 );
45
46 reg [3:0] state;
47 reg [15:0] index;
48 reg [15:0] row;
49 reg [4:0] write_count;
50
```

```

51  always_comb begin
52    block_data = bif.block;
53    avl.avl_writedata = vword_data;
54    vword_row = row;
55    vword_col = 4*index;
56
57    if(state == 1) read_vword_en = 1;
58    else read_vword_en = 0;
59  end
60  // 0 : idle
61  // 1 : write to ddr
62  always@(posedge iCLK)
63  begin
64    if (bif.reset) begin
65      //Reset signals
66      state <= 5;
67      write_count <= 0;
68      index <= 0;
69      row <= 0;
70      bif.ready <= 0;
71      avl.avl_write <= 0;
72      avl.avl_read <= 0;
73      avl.avl_address <= {26{1'b0}};
74    end
75    begin
76      case (state)
77        0 : begin
78          if (avl.local_init_done && bif.store_ddr) begin
79            avl.avl_address <= bif.start_address;
80            state <= 1;
81            bif.ready <= 0;
82          end
83        end
84        // Writing data back to DDR3
85        1: begin
86          //there is a one cycle delay fetching the avl_writedata, but
87          //we will not send the avl_write signal for many cycles, so it's
88          //ok
89          if (write_count[3])
90            begin
91              write_count <= 5'b0;
92              avl.avl_write <= 1'b1;
93              state <= 2;
94            end
95          else write_count <= write_count + 1'b1;
96        end
97        2 : begin
98          if (avl.avl_wait_request_n)
99            begin
100            avl.avl_write <= 1'b0;
101            state <= 3;
102          end
103        end
104        3 : begin

```

```
103      if ((index >= bif.stride - 1) && (row >= bif.rows - 1)) //  
→  Loaded all memory  
104    begin  
105      avl.avl_address <= {26{1'b0}};  
106      state <= 4;  
107    end  
108  else  
109    begin  
110      avl.avl_address <= avl.avl_address + 1'b1;  
111      state <= 1;  
112      if (index >= bif.stride - 1)  
113        begin  
114          index <= 0;  
115          row <= row + 1'b1;  
116          end else index <= index + 1'b1;  
117        end  
118    end  
119  4 : begin  
120    bif.ready <= 1'b1;  
121    state <= 0;  
122  end  
123  5 : begin  
124    if(fb_init_busy) begin  
125      bif.ready <= 1;  
126      state <= 0;  
127    end  
128  end  
129  default : state <= 0;  
130  endcase  
131  end  
132 end  
133  
134 endmodule
```

vga_framebuffer.sv

```
1 module VGA_FB(input logic          clk,
2                 input logic          reset,
3                 input logic          write,
4                 input               chipselect,
5                 input logic [31:0] address,
6                 input logic [31:0] writedata,
7
8                 output logic [7:0] VGA_R, VGA_G, VGA_B,
9                 output logic      VGA_CLK, VGA_HS, VGA_VS,
10                ↳ VGA_BLANK_n,
11                output logic      VGA_SYNC_n);
12
13                logic pixel_write;
14                logic[9:0] x,y;
15                logic[23:0] rgb;
16
17                VGA_FB_Emulator fb_emulator(.clk50(clk), .*);
18                typedef enum logic[2:0] {RESET, HOLD, RUN} state_t;
19                state_t state;
20
21                logic [307199:0][23:0] framebuffer;
22
23                logic[18:0] write_address, read_address;
24
25                assign write_address = address[18:0];
26                assign read_address = x + (y << 9) + (y << 7 );
27                assign rgb = framebuffer[read_adress];
28
29                logic[18:0] i;
30                always_ff @(posedge clk) begin
31                    if (reset) state <= RESET;
32                    else case (state)
33                        RESET: begin
34                            for (i=18'd0; i < 18'd307199; i = i+ 18'd1) begin
35                                framebuffer[i] <= 23'd0;
36                            end
37                            pixel_write <= 0;
38                            state <= HOLD;
39                        end
40                        HOLD:
41                            if (chipselect && write) begin
42                                pixel_write <= 0;
43                                framebuffer[write_address] <= writedata[24:1];
44                                if (writedata[1]) state <= RUN;
45                            end
46                        RUN:
47                            pixel_write <= 1;
48                            state <= HOLD;
49
50                default:
```

```
50      state <= HOLD;
51      endcase
52  end
53 endmodule
```

vga_fb_emulator.sv

```
1 module VGA_FB_Emulator(
2   input logic          clk50, reset,
3   input logic [23:0]  rgb,
4   input logic          pixel_write,
5   output logic [9:0] x,y,
6   output logic [7:0] VGA_R, VGA_G, VGA_B,
7   output logic          VGA_CLK, VGA_HS, VGA_VS, VGA_BLANK_n,
8   → VGA_SYNC_n);
9
10 /*
11  * 640 X 480 VGA timing for a 50 MHz clock: one pixel every other
12  * cycle
13  *
14  * HCOUNT 1599 0           1279           1599 0
15  *
16  *
17  * /SYNC/ BP /<-- HACTIVE -->/FP/SYNC/ BP /<-- HACTIVE
18  *
19  * /_____|-----| Video |-----|_____|-----|
20  */
21 // Parameters for hcount
22 parameter HACTIVE        = 11'd 1280,
23   HFRONT_PORCH      = 11'd 32,
24   HSYNC             = 11'd 192,
25   HBACK_PORCH       = 11'd 96,
26   HTOTAL            = HACTIVE + HFRONT_PORCH + HSYNC +
→   HBACK_PORCH; // 1600
27
28 // Parameters for vcount
29 parameter VACTIVE        = 10'd 480,
30   VFRONT_PORCH     = 10'd 10,
31   VSYNC             = 10'd 2,
32   VBACK_PORCH       = 10'd 33,
33   VTOTAL            = VACTIVE + VFRONT_PORCH + VSYNC +
→   VBACK_PORCH; // 525
34
35 logic [10:0]           hcount; // Horizontal counter
36                                     // Hcount[10:1]
37 → indicates pixel column (0-639)
38 logic                  endOfLine;
39
40 always_ff @(posedge clk50 or posedge reset)
41   if (reset)           hcount <= 0;
42   else if (endOfLine) hcount <= 0;
43   else                 hcount <= hcount + 11'd 1;
44
45 assign endOfLine = hcount == HTOTAL - 1;
```

```

// Vertical counter
47 logic [9:0] vcount;
48 logic endOfField;
49
50 always_ff @(posedge clk50 or posedge reset)
51 if (reset) vcount <= 0;
52 else if (endOfLine)
53 if (endOfField) vcount <= 0;
54 else vcount <= vcount + 10'd 1;
55
56 assign endOfField = vcount == VTOTAL - 1;
57
58 // Horizontal sync: from 0x520 to 0x5DF (0x57F)
59 // 101 0010 0000 to 101 1101 1111
60 assign VGA_HS = !( hcount[10:8] == 3'b101) & !(hcount[7:5] ==
→ 3'b111);
61 assign VGA_VS = !( vcount[9:1] == (VACTIVE + VFRONT_PORCH) / 2);
62
63 assign VGA_SYNC_n = 1; // For adding sync to video signals; not
→ used for VGA
64
65 // Horizontal active: 0 to 1279 Vertical active: 0 to 479
66 // 101 0000 0000 1280 01 1110 0000 480
67 // 110 0011 1111 1599 10 0000 1100 524
68 assign VGA_BLANK_n = !( hcount[10] & (hcount[9] | hcount[8]) ) &
69 ! ( vcount[9] | (vcount[8:5] == 4'b1111) );
70
71 /* VGA_CLK is 25 MHz
72 *
73 * clk50 _/_--/_/_/_--/_/_/_--/
74 *
75 *
76 * hcount[0] _/_----/_----/_----/_--/
77 */
78 assign VGA_CLK = hcount[0]; // 25 MHz clock: pixel latched on
→ rising edge
79
80 assign VGA_R= pixel_write ? rgb[7:0] : 8'd0;
81 assign VGA_G= pixel_write ? rgb[15:8] : 8'd0;
82 assign VGA_B= pixel_write ? rgb[23:16] : 8'd0;
83
84 always_comb begin
85 if (hcount>11'd1279)
86 x=10'd0;
87 else
88 x=hcount[10:1];
89 if (vcount>10'd479)
90 y=10'd0;
91 else
92 y=vcount;
93 end
94 endmodule

```