


KAIROS: Incremental Verification in High-Level Synthesis through Latency-Insensitive Design

Luca Piccolboni, Giuseppe Di
Guglielmo, and Luca P. Carloni

Columbia University, NY, USA


High-Level Synthesis (HLS)

```
void process(void)
{
    int k = 0;
    for ( ; k < 128; ++k)
    {
        // No unrolling
        c[k] = a[k] + b[k];
    }
}
```




High-Level Synthesis (HLS)

```
void process(void)
{
    int k = 0;
    for ( ; k < 128; k += 2)
    {
        // Manual unrolling
        c[k+0] = a[k+0] + b[k+0];
        c[k+1] = a[k+1] + b[k+1];
    }
}
```




High-Level Synthesis (HLS)

```
void process(void)
{
    int k = 0;
    for ( ; k < 128; ++k)
    {
        HLS_LOOP_UNROLL(4);
        c[k] = a[k] + b[k];
    }
}
```




High-Level Synthesis (HLS)

```
void process(void)
{
    int k = 0;
    for ( ; k < 128; ++k)
    {
        HLS_LOOP_UNROLL(10);
        c[k] = a[k] + b[k];
    }
}
```



High-Level Synthesis (HLS)

```
void process(void)
{
    int k = 0;
    for ( ; k < 128; ++k)
    {
        HLS_LOOP_UNROLL(10);
        c[k] = a[k] + b[k];
    }
}
```




Equivalence Checking in HLS

1. Which notion of equivalence should we use?

→ Latency-Insensitive Equivalence [L. P. Carloni, CAV'99]

2. How do we formally check the equivalence?

→ **KAIROS** attacks this problem



Latency-Insensitive Design (LID)


Brief Introduction

- LID separates computation from communication:
a system is a set of computational processes that send and receive data through channels
 - The communication does not depend on the particular latencies of the channels
 - LID supports compositional design and verification (very useful for KAIROS!)

[L. P. Carloni, CAV'99]

Latency-Insensitive Design (LID)


LI Interface



[L. P. Carloni, CAV'99]

Latency-Insensitive Design (LID)


LI Interface



[L. P. Carloni, CAV'99]

Latency-Insensitive Design (LID)


LI Interface



[L. P. Carloni, CAV'99]

Latency-Insensitive Design (LID)


LI Interface



[L. P. Carloni, CAV'99]

Latency-Insensitive Design (LID)


LI Interface



[L. P. Carloni, CAV'99]

Latency-Insensitive Design (LID)


LI Interface



[L. P. Carloni, CAV'99]

Latency-Insensitive Design (LID)


LI Interface



[L. P. Carloni, CAV'99]

Latency-Insensitive Design (LID)


LI Interface



[L. P. Carloni, CAV'99]


Latency-Insensitive Design (LID)

In High-Level Synthesis




Latency-Insensitive Design (LID)

In High-Level Synthesis



Latency-Insensitive Design (LID)


In High-Level Synthesis



Latency-Insensitive Design (LID)

Notion of Equivalence


Definition: Two signals are equivalent if they present the same ordered sequence of values, but possibly with different timing



Latency-Insensitive Design (LID)

Notion of Equivalence


Definition: Two signals are equivalent if they present the same ordered sequence of values, but possibly with different timing



Latency-Insensitive Design (LID)

Notion of Equivalence


Definition: Two signals are equivalent if they present the same ordered sequence of values, but possibly with different timing



Latency-Insensitive Design (LID)


Notion of Equivalence

Definition: Two signals are equivalent if they present the same ordered sequence of values, but possibly with different timing




Contributions

KAIROS: Incremental Verification in High-Level
Synthesis through Latency-Insensitive Design




Contributions

KAIROS: Incremental Verification in High-Level Synthesis through Latency-Insensitive Design




Contributions

KAIROS: Incremental Verification in High-Level Synthesis through Latency-Insensitive Design




Contributions

KAIROS: Incremental Verification in High-Level Synthesis through Latency-Insensitive Design





Contributions



KAIROS: Incremental Verification in High-Level Synthesis through Latency-Insensitive Design



LID Compositionality




LID Compositionality



LID Compositionality

[L. P. Carloni, CAV'99]


Theorem: if we modify one module in a system, it is sufficient to prove the equivalence between the modified module and the original one to guarantee that the system functionality has not been affected by the modification.




LID Compositionality

[L. P. Carloni, CAV'99]


Theorem: if we modify one **module** in a **system**, it is sufficient to prove the equivalence between the modified module and the original one to guarantee that the system functionality has not been affected by the modification.




KAIROS: Checking Equivalence




KAIROS: Checking Equivalence




KAIROS: Checking Equivalence




KAIROS: Checking Equivalence




KAIROS: Checking Equivalence



KAIROS: Checking Equivalence




KAIROS: Checking Equivalence




KAIROS: Improving Scalability

Observation: if region #1 is always faster than region #2, we can improve scalability by exploiting an equivalence checker



KAIROS: Improving Scalability

Observation: if region #1 is always faster than region #2, we can improve scalability by exploiting an equivalence checker



Experimental Results



Experimental Setup

We evaluated **KAIROS** on two case studies:

- GRAY accelerator → Optimized Wrapper
 - RISC-V processor → General Wrapper
-
- **HLS Tool:** Cadence Stratus HLS
 - **Eq. Tool:** Cadence JasperGold



Experimental Results

GRAY Accelerator





Experimental Results

GRAY Accelerator





Experimental Results

GRAY Accelerator



Experimental Results


GRAY Accelerator




More results in the paper

Experimental Results

RISC-V Processor




[R. Margelli, Thesis 2017]




Experimental Results

RISC-V Processor




[R. Margelli, Thesis 2017]



Experimental Results

RISC-V Processor




[R. Margelli, Thesis 2017]

11 properties


average time per property

REF \longleftrightarrow ARDIV	33 min.
REF \longleftrightarrow PDIV1	1 min.
REF \longleftrightarrow PDIV2	1 min.
REF \longleftrightarrow UDIV4	1 min.




Experimental Results

RISC-V Processor



[R. Margelli, Thesis 2017]

11 properties



time for counterexample

REF \longleftrightarrow BUG#1 1 min.

REF \longleftrightarrow BUG#2 1 min.

More results in the paper

Conclusions

We presented **KAIROS** a methodology for incremental verification of components developed with High-Level Synthesis (*HLS*) and Latency-Insensitive Design (*LID*)

- KAIROS focuses on verifying the equivalence of the RTL components designed with *HLS*
- KAIROS exploits *LID* to reduce the amount of code that must be checked for equivalence

KAIROS: Incremental Verification in High-Level Synthesis through Latency-Insensitive Design

Questions?



Speaker: Luca Piccolboni
Columbia University, NY