Bibliography

1

Supratik Chakraborty, David L. Dill, Kenneth Y. Yun, and Kun-Yung Chang.
Timing analysis for extended burst-mode circuits.
In Proc. International Symposium on Advanced Research in Asynchronous Circuits and Systems. IEEE Computer Society Press, April 1997.

2

W.-C. Chou, P.A. Beerel, R. Ginosar, R. Kol, C.J. Myers, S. Rotem, K. Stevens, and K.Y. Yun.
Average-case optimized technology mapping of one-hot domino circuits.
In Proc. Int. Symp. Adv. Research in Async. Ckts. and Sys., pages 80-91, March 1998.

3

J. Cortadella, M. Kishinevsky, L. Lavagno, and A. Yakovlev.
Synthesizing petri nets from state-based models.
In ICCAD, pages 164-171, 1995.

4

A. Davis, B. Coates, and K. Stevens.
Automatic synthesis of fast compact self-timed control circuits.
In 1993 IFIP Working Conference on Asynchronous Design Methodologies, Manchester, England, March 1993.

5

A. L. Davis.
A data-driven machine architecture suitable for VLSI implementation.
In Proceedings of the Caltech Conference on Very Large Scale Integration, pages 479-494, January 1979.

6

G. De Micheli, R.K. Brayton, and A. Sangiovanni-Vincentelli.
Optimal state assignment for finite state machines.
IEEE Trans. on CAD, CAD-4(3):269-285, July 1985.

7

E.M. Sentovich et al.
Sequential circuit design using synthesis and optimization.
In Proc. Int. Conf. Computer Design, October 1992.

8

R.M. Fuhrer, B. Lin, and S.M. Nowick.
Symbolic hazard-free minimization and encoding of asynchronous finite state machines.
In ICCAD, 1995.

9

A. Grasselli and F. Luccio.
A method for minimizing the number of internal states in incompletely specified sequential networks.
IEEE TEC, EC-14:350-359, June 1965.

10

J. Hartmanis and R.E. Stearns.
Algebraic Structure Theory of Sequential Machines.
Prentice-Hall, 1966.

11

Michael Kishinevsky, Alex Kondratyev, Alexander Taubin, and Victor Varshavsky.
Concurrent Hardware: The Theory and Practice of Self-Timed Design.
Series in Parallel Computing. John Wiley & Sons, 1994.

12

Prabhakar Kudva, Ganesh Gopalakrishnan, and Hans Jacobson.
A technique for synthesizing distributed burst-mode circuits.
In DAC, 1996.

13

D.S. Kung.
Hazard-non-increasing gate-level optimization algorithms.
In ICCAD, 1992.

14

Luciano Lavagno and Alberto Sangiovanni-Vincentelli.
Algorithms for Synthesis and Testing of Asynchronous Circuits.
Kluwer Academic Publishers, 1993.

15

B. Lin and S. Devadas.
Synthesis of hazard-free multi-level logic under multiple-input changes from binary decision diagrams.
IEEE Transactions on CAD, 14(8):974-985, August 1995.

16

A. Marshall, B. Coates, and P. Siegel.
The design of an asynchronous communications chip.
Design and Test, June 1994.

17

C. J. Myers, T. G. Rokicki, and T. H.-Y. Meng.
Automatic synthesis and verification of gate-level timed circuits.
Technical Report CSL-TR-94-652, Stanford University, January 1995.

18

S.M. Nowick.
Automatic synthesis of burst-mode asynchronous controllers.
Technical report, Stanford University, 1993.
Ph.D. Thesis.

19

S.M. Nowick and B. Coates.
Uclock: Automated design of high-performance unclocked state machines.
In ICCD, 1994.

20

S.M. Nowick and D.L. Dill.
Exact two-level minimization of hazard-free logic with multiple-input changes.
In ICCAD, 1992.

21

S.M. Nowick and D.L. Dill.
Exact two-level minimization of hazard-free logic with multiple-input changes.
IEEE Transactions on CAD, 14(8):986-997, August 1995.

22

S.M. Nowick, N.K. Jha, and F. Cheng.
Synthesis of asynchronous circuits for stuck-at and robust path delay fault testability.
In VLSI-Design-1995, January 1995.

23

R. Rudell.
Logic synthesis for VLSI design.
Technical Report UCB/ERL M89/49, Berkeley, 1989.

24

R. Rudell and A. Sangiovanni-Vincentelli.
Multiple valued minimization for PLA optimization.
IEEE Trans. on CAD, CAD-6(5):727-750, Sept. 1987.

25

J. Rutten and M. Berkelaar.
Improved state assignments for burst mode finite state machines.
In Proc. International Symposium on Advanced Research in Asynchronous Circuits and Systems. IEEE Computer Society Press, April 1997.

26

A. Saldanha, T. Villa, R.K. Brayton, and A. Sangiovanni-Vincentelli.
A framework for satisfying input and output encoding constraints.
In DAC, 1991.

27

M. Sawasaki, C. Ykman, and B. Lin.
Externally hazard-free implementations of asynchronous control circuits.
IEEE Trans. on CAD, CAD-16(6), August 1997.

28

K.S. Stevens, S.V. Robison, and A.L. Davis.
The post office - communication support for distributed ensemble architectures.
In Sixth International Conference on Distributed Computing Systems, 1986.

29

M. Theobald and S.M. Nowick.
Espresso-hf: A heuristic hazard-free minimizer for two-level logic.
In DAC, June 1996.

30

M. Theobald and S.M. Nowick.
An implicit method for hazard-free two-level logic minimization.
In Proc. Int. Symp. Adv. Research in Async. Ckts. and Sys., March 1998.

31

J.H. Tracey.
Internal state assignments for asynchronous sequential machines.
IEEE Trans. on Elec. Comp., EC-15:551-560, August 1966.

32

S.H. Unger.
Asynchronous Sequential Switching Circuits.
New York: Wiley-Interscience, 1969.

33

T. Villa and A. Sangiovanni-Vincentelli.
NOVA: State assignment of finite state machines for optimal two-level logic implementations.
In DAC, pages 327-332, 1989.

34

K. Yun, D. Dill, and S.M. Nowick.
Synthesis of 3D asynchronous state machines.
In ICCD, 1992.

35

Kenneth Y. Yun.
Synthesis of Asynchronous Controllers for Heterogeneous Systems.
PhD thesis, Stanford University, August 1994.

36

K.Y. Yun and D.L. Dill.
Automatic synthesis of 3D asynchronous finite-state machines.
In ICCAD, 1992.

37

K.Y. Yun and D.L. Dill.
A high-performance asynchronous scsi controller.
In ICCD, 1995.

38

K.Y. Yun, D.L. Dill, and S.M. Nowick.
Practical generalizations of asynchronous state machines.
In EDAC, 1993.