### W4118: PC Hardware and x86

Junfeng Yang

References: Modern Operating Systems (3<sup>rd</sup> edition), Operating Systems Concepts (8<sup>th</sup> edition), previous W4118, and OS at MIT, Stanford, and UWisc

#### A PC



#### How to make it do something useful?

### Outline


PC organization

x86 instruction set

gcc calling conventions


□ PC emulation

#### PC board




# PC organization

One or more CPUs, memory, and device controllers connected through system bus




### Abstract model




I/O: communicating data to and from devices
 CPU: digital logic for doing computation
 Memory: N words of B bits

# The stored program computer



- Memory holds both *instructions* and *data*
- **CPU** interprets instructions
- Instructions read/write data

# x86 implementation



- □ EIP incremented after each instruction
- Variable length instructions
- □ EIP modified by CALL, RET, JMP, conditional JMP

#### Registers: work space

#### General-Purpose Registers 31 1615 87 0 16-bit 32-bit AH AX EAX AL BH BX EBX BL СХ ECX CH CL DX EDX DH DL BP EBP SI ESI DI EDI SP ESP

- □ 8, 16, and 32 bit versions
- □ Example: ADD EAX, 10
  - More: SUB, AND, etc
- By convention some for special purposes

ESP: stack pointer

- EBP: frame base pointer
- ESI: source index
- EDI: destination index

# EFLAGS register

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13 12	11	10	9	8	7	6	5	4	3	2	1	0
	o	0	0	0	0	0	0	0	0	0	Ь	V I P	V F	ĉ	Ň	R	0	N T	НО Р L	0 F	PF	I F	T F	SF	ZF	0	A F	0	PF	1	C F
<ul> <li>X ID Flag (ID</li> <li>X Virtual Inter</li> <li>X Virtual Inter</li> <li>X Alignment (ID</li> <li>X Virtual-8086</li> <li>X Resume FI</li> <li>X Nested Tas</li> <li>X I/O Privilege</li> <li>S Overflow F</li> <li>C Direction F</li> <li>X Interrupt En</li> <li>X Trap Flag (ID</li> <li>S Sign Flag (ID</li> <li>S Sign Flag (ID</li> <li>S Auxiliary Ca</li> <li>S Parity Flag</li> <li>S Carry Flag (ID)</li> </ul>	rru rup Che 6 M ag k ( e L lag lag lag lag SF SF (Pl arry (Pl	ot F eck (R NT ev( (C I (E I e )	Fla (/ ie (F) el (DF) DF) Fla	g ( \C (VI (IC )	(VI ) - M) (IF	F)		P)																							

S Indicates a Status Flag C Indicates a Control Flag X Indicates a System Flag

#### Track current CPU status

TEST EAX, 0 JNZ address

#### Memory: more work space

movl %eax, %edxedx = eax;register modemovl 0x123, %edxedx = 0x123;immediatemovl 0x123, %edxedx =  $*(int32_t*)0x123$ ;directmovl (%ebx), %edxedx =  $*(int32_t*)ebx$ ;indirectmovl 4(%ebx), %edxedx =  $*(int32_t*)(ebx+4)$ ;displaced

Memory instructions: MOV, PUSH, POP, etc
 Most instructions can take a memory address

# Stack memory + operations

Example instruction What it does								
pushl %eax	subl \$4, %esp movl %eax, (%esp)							
popl %eax	movl (%esp), %eax addl \$4, %esp							
call 0x12345	pushl %eip <sup>(*)</sup> movl \$0x12345, %eip <sup>(*)</sup>							
ret	popl %eip <sup>(*)</sup>							

For implementing function calls
Stack grows "down" on x86

## More memory

- 8086 16-bit register and 20-bit bus addresses
- □ These extra 4 bits come from *segment register* 
  - CS: code segment, for EIP
    - Instruction address: CS \* 16 + EIP
  - SS: stack segment, for ESP and EBP
  - DS: data segment for load/store via other registers
  - ES: another data segment, destination for string ops
- □ Make life more complicated
  - Cannot directly use 16-bit stack address as pointer
  - For a far pointer programmer must specify segment reg
  - Pointer arithmetic and array indexing across seg bound

# And more memory

□ 80386: 32 bit register and addresses (1985)

- □ AMD k8: 64 bit (2003)
  - RAX instead of EAX
  - x86-64, x64, amd64, intel64: all same thing
- Backward compatibility
  - Boots in 16-bit mode; bootasm.S switches to 32
  - Prefix 0x66 gets 32-bit mode instructions
    - MOVW in 32-bit mode = 0x66 + MOVW in 16-bit mode
  - .code32 in bootasm.S tells assembler to insert 0x66

80386 also added virtual memory addresses

# I/O space and instructions


```
#define DATA PORT 0x378
#define STATUS PORT 0x379
#define BUSY 0x80
#define CONTROL PORT 0x37A
#define STROBE 0x01
void
lpt putc(int c)
Ł
  /* wait for printer to consume previous byte */
 while((inb(STATUS PORT) & BUSY) == 0)
    ;
  /* put the byte on the parallel lines */
  outb(DATA PORT, c);
  /* tell the printer to look at the data */
  outb(CONTROL PORT, STROBE);
 outb(CONTROL PORT, 0);
}
   □ 8086: only 1024 addresses
```

# Memory-mapped I/O

Use normal addresses for I/O

- No special instructions
- No 1024 limit
- Hardware routes to device
- □ Works like "magic" memory
  - I/O device addressed and accessed like memory
  - However, reads and writes have "side effects"
  - Read result can change due to external events

## Memory layout



### Instruction classes

#### Instruction classes

- Data movement: MOV, PUSH, POP, ...
- Arithmetic: TEST, SHL, ADD, AND, ...
- I/O: IN, OUT, ...
- Control: JMP, JZ, JNZ, CALL, RET
- String: MOVSB, REP, ...
- System: INT, IRET
- Instruction syntax
  - Intel manual Volumne 2: op dst, src
  - AT&T (gcc/gas): op src, dst
    - op uses suffix b, w, I for 8, 16, 32-bit operands

# gcc inline assembly

Can embed assembly code in C code

Many examples in xv6

□ Basic syntax: asm ("assembly code")

e.g., asm ("movl %eax %ebx")

#### Advanced syntax:


asm (assembler template

- : output operands /\* optional \*/
- : input operands /\* optional \*/
- : list of clobbered registers /\* optional \*/ );

e.g., int val;

asm ("movl %%ebp,%0" : "=r" (val));

# gcc calling conventions




Args, ret addr, locals: fixed offsets from EBP
 Saved EBPs form a chain, can walk stack

```
main() {
  return foo(10, 20);
}
int foo(int x, inty) {
  return x+y;
}
```

main:

ret

# Example



foo: pushl %ebp movl %esp, %ebp movl 0xc(%ebp),%eax add 0x8(%ebp),%eax movl %ebp, %esp popl %ebp ret

# gcc calling conventions (cont.)


- %eax contains return value, %ecx, %edx may be trashed
  - 64 bit return value: %eax + %edx

□ %ebp, %ebx, %esi, %edi must be as before call

□ Caller saved: %eax, %ecx, %edx

Callee saved: %ebp, %ebx, %esi, %edi

### From C to running program



Compiler, assembler, linker, and loader

# Development using PC emulator

#### QEMU pc emulator

- Does what a real PC does
- Except implemented in s/w!
- Run like a normal program on "host" OS



### **Emulator of Registers**

```
int32_t regs[8];
#define REG_EAX 1;
#define REG_EBX 2;
#define REG_ECX 3;
...
int32_t eip;
int16_t segregs[4];
```

# Emulator of CPU logic

```
for (;;) {
        read instruction();
        switch (decode_instruction_opcode()) {
        case OPCODE ADD:
                int src = decode_src_reg();
                int dst = decode dst reg();
                regs[dst] = regs[dst] + regs[src];
                break;
        case OPCODE SUB:
                int src = decode src reg();
                int dst = decode dst reg();
                regs[dst] = regs[dst] - regs[src];
                break;
        . . .
        eip += instruction length;
}
```

# Emulation of x86 memory

```
uint8 t read byte(uint32 t phys addr) {
        if (phys addr < LOW MEMORY)
                return low mem[phys addr];
        else if (phys_addr >= 960*KB && phys_addr < 1*MB)
                return rom_bios[phys_addr - 960*KB];
        else if (phys addr >= 1*MB & phys addr < 1*MB+EXT MEMORY) {
                return ext mem[phys addr-1*MB];
        else ...
void write byte(uint32 t phys addr, uint8 t val) {
        if (phys addr < LOW MEMORY)
                low mem[phys addr] = val;
        else if (phys addr >= 960*KB && phys addr < 1*MB)
                ; /* ignore attempted write to ROM! */
        else if (phys_addr >= 1*MB && phys_addr < 1*MB+EXT_MEMORY) {
                ext_mem[phys_addr-1*MB] = val;
        else ...
```

# Emulating devices

Hard disk: use file of the host
VGA display: draw in a host window
Keyboard: host's keyboard API
Clock chip: host's clock
Etc.

# Summary

#### □ PC and x86

#### Illustrate several big ideas

- Stored program computer
- Stack
- Memory-mapped I/O
- Software = hardware

### Next lecture

Processes and address spaces