# Simple Hardware Accelerated Real Time Ray Tracer

Dave Smith Daniel Benamy Keerti Joshi Minjie Zhang

# **Ray Tracer Overview**

Ray tracing is a very useful 3D rendering technique. In real life, we see through rays of light that are emitted from a source, colored by reflecting off of objects, and eventually bounced into our eye. The amount and color of light that hits our retina at a certain point thereby allows us to figure out the objects that exist in front of us.

Ray tracing mimics this process, but proceeds in reverse. Rays are shot from our camera, colored when they hit objects, and then bounced toward the light to shade them.

First we generate rays originating from the camera. We follow each ray. For each area the ray passes through we calculate if the ray intersects with an object in that area. If there are no intersections then we continue traversing the next area. If the ray does hit something then we calculate the color of that point. Our ray tracer system does not handle all the functionalities of ray tracing like transparency and refraction.

Our ray tracer system is based on a few assumptions:

- 1. Our scene is positioned on a (x, y, z) grid.
- 2. x, y, and z are always greater than 0 and less than 256.
- 3. Our scene will consist entirely of rectangles.
- 4. Every rectangle will be parallel to the plane x = 0, y = 0, or z = 0.
- 5. A diffuse light magically appears from everywhere, so there are no shadows.
- 6. Light rays mysteriously reflect only once.
- 7. Every surface contributes 50% of its own color, and 25% reflected color.
- 8. The camera will always look along an axis parallel to the x-axis. So x is always depth, y is side to side, and z is height.
- 9. Our scene contains a limited number of rectangles.
- 10. Rectangles have a single color and no texture.

# Design

# Hardware Module Hierarchy

Ray Tracer Project - connects pins

Ray Tracer System - built by SOPC Builder

NIOS Processor

Avalon Bus Stuff

SRAM Interface

JTAG Debug Interface

PS2 Interface - so demo games can use keyboard

Ray Tracer Avalon Module - interface between out main module and avalon bus. contains memories.

Ray Tracer Renderer - our stuff is in here

Rectangle Memory - stores world rectangles

Camera Memory - stores camera position

# Numeric Representation

In a number of places we need to represent rays in our world space. We do this with 6 signals: X, Y, Z, DX, DY, and DZ. The D variables are the slopes. Coordinates and slopes are represented with 8 bits.

There are also 2 different types of colors we need to represent: rectangle colors and output colors. Rectangle colors are stored in 1 byte. The breakdown of bits is: XXRRGGBB

The 'X's are ignored and the R, G, and B values are for red, green, and blue respectively. This is little endian.

Output colors are represented using 18 bits, 6 per color. The disparity between input and output color resolution exists because for a given set of input colors, many more can be produced because of reflections mixing colors.

# **Timing Constraints**

## Cycle Budget

Row	vs Co		Pixels / Frame	FPS	Sec		Sec / Ray	Sec / Pixel / Ray Unit		Period	Cycles / Pixel / Ray Unit
200	) 32	20	64,000	60	3,840,000	20	192,000	0.000005208333333	50MHz	2E-08	260

The table illustrates the number of cycles we have for each ray unit to process 1 pixel.


We need to render at 60 frames per second because we have to output to the monitor at 60 frames per second and we don't have a full frame buffer that would allow us to render more slowly and reuse frames. We don't have a full frame buffer because it would be very big.

Originally we were hoping to be able to render 12 rectangles in our scene, but that proved to be a little too ambitious. We were able to get in 6 rectangles.

# **Module Designs**

## Ray Tracer Renderer

Ray\_tracer\_renderer v9




## FIG 1

This shows the ray tracer renderer which is composed of the video generator, row counter and the buffered\_line\_generator. The video generator takes the data produced by the buffered line generator and sends it out to the VGA chip. The video generator is the main driver of the whole system. When it's about to start drawing the screen, it asserts the new screen signal which resets the row counter. Whenever the row counter changes, the buffered line generator wakes up and starts computing the next row of pixels to output.

#### **Video Generator**

Our rendering system generates data at a resolution of  $320 \times 240$ . Of course it only stores 2 rows at a time, but the row counter and the math is set up for 240 rows and each of those rows is 320 pixels wide. We need to send video out to the monitor at 640  $\times$  480. The video generator takes care of this mismatch. It sends out each pixel of a row twice and goes over each row twice before asserting new row. This allows our data to fill an area 4 times its size.

The vga clock needs to run at around 25 MHz. Our entire system runs at 50 MHz. We decided to even run the video generator internals at 50 MHz to prevent problems when coupling it to the rest of our system. So we have a simple clock divider which only feeds the vga clock output.



The buffered\_line\_generator is composed of the ray control, column offset counter, ray units, and pixel memories. The ray control is not a separate vhdl module, but conceptually it is a distinct entity. We

have one block of memory per ray unit which is our double buffer. Having a separate block for each ray unit allows us to write to them in parallel. When we're writing to one area of a memory, the video generator is reading from another. We can do this because they are dual ported memories. So each pixel memory block has room for 2 times the number of pixels a ray unit produces. Which area we read from and write to is controlled using bit zero of the screen row counter so that we alternate each row. We have many ray units which each compute a few columns of output. This parallelism is what allows us to do our rendering in real time.

The diagram only shows a single ray unit and pixel memory for clarity's sake, but in the actual system there are 20 sets in parallel.

When the counter reaches its max value (which is one more than the last value we compute) we'll stop the ray tracer from running again.

The col\_to\_read line which comes from the video generator represents the column that it needs to read for video output and is independent of the column counter that we use for generating rays.

## **Ray Control**

The ray control coordinates the ray units. One of the jobs of the ray control is to cycle through all the rectangles in the rectangle memory and present the current one on the CurrentRect lines. Other than that it will assert the various signals in the proper order at the proper times in order to operate the ray units.

The Ray Control asserts the correct column offset, camera coordinates, and row. It asserts that there is a new pixel ready to go. Then it asserts the first rectangle. It waits until the ray units are finished, at which point it asserts the next rectangle, and so on, until all the rectangles are finished. Once the rectangles are finished, it asserts that the rectangles are done. It then repeats this whole process for another set of rectangles so the ray units can compute the reflection. Finally, the colors are stored in memory, and the whole process starts again.

#### RAY UNIT V7




FIG 3
To start off, the new pixel signal will be asserted and ray unit will get cam\_co\_ord\_x, cam\_co\_ord\_y, cam\_co\_ord\_z, x\_camera\_slope, col\_base and row properly. The the new\_rectangle signal will be asserted and ray\_unit gets the right rectangle coordinates. Some serious math will happen and then we get the calculated X,Y,Z coordinates of the intersection, DX, DY and DZ of the reflected ray, and the color at that intersection. Those values will be compared with previous values to see whether they are closer to the source, and if so, store those new values.

This process will be repeated for every rectangle. After all the rectangles are processed, the done\_rectangles signal will be asserted by the Ray Control. This will cause the ColorCombiner within ray\_unit grab the resulting color, the closer intersection coordinates and the reflected ray will also be saved.

The entire process will be repeated to handle the reflection except that we will find the intersection from the reflected ray instead of from the initial camera ray. This time when the ColorCombiner adds the color, it will combine the previous color and the new color to produce a color value that includes the reflection.

#### Divider

Division was one of the most expensive computations in the ray tracer system. The original version of our divider took 19 clock cycles to finish, one for setup, 18 for dividing. FIG 4, has the block diagram for the basic divider. In each clock cycle of the dividing, we do one subtraction, one right shift of the denominator, and one left shift of the result.





FIG 4 Basic Divider Block

Our current divider optimizes the dividing process by cramming 3 subtractions (as well as shifts of denominator and result) in one cycle, thus we have a 7 cycle divider now, one for setup and only 6 for dividing.

# **Timing Diagrams**


#### Ray Unit



#### Core Math

<pre>/core_math_tester/clk /core_math_tester/reset</pre>	0					
/core_math_tester/result //core_math_tester/done	128 1	0			(128	
/core_math_tester/a	128 n	128				
+ /core_math_tester/d	25	(25				
<pre></pre>	511 30	(511				
-				8 8		

#### Divider



# The Math Behind the System

The Scene




FIG 5 The Coordinate System

The scene is located on an x, y, z coordinate system. Each axis extends from 0 to 256 which allows us to use the 9 bit hardware multipliers with them. Our math actually requires

#### The Camera

The camera can be placed anywhere. However, the viewing axis of the camera must always be parallel to the x axis. Hence, x is always depth, y is side-to-side, and z is height. The camera is looking through a viewing rectangle 100 units from the camera along the x-axis. The viewing rectangle is 320 units wide and 240 units tall. The point on the rectangle 50 units from the bottom and 160 units from either side is closest to the camera. Accordingly, the vanishing point of the scene will appear to approach the center of the screen, but towards the bottom

#### Scene Rectangles

Our scene consists of a small number of scene rectangles. We describe each scene rectangle with two coordinates which represent 2 opposite corners. Every scene rectangle must be parallel to the plane x = 0, y = 0, or z = 0. For example, the scene rectangle (0, 0, 0) (511, 511, 0) makes a good floor. Each scene rectangle is further described by red, green, and blue color values.

#### Light

Our entire scene is uniformly lit. Hence, no shadows exist. Rectangles do no refract. They do, however, reflect off of scene rectangles 25%. Mysteriously, light rays only reflect once or twice.

#### The Math

For each pixel, we need to determine the color of that pixel. Accordingly, we conceive of a ray which begins at the camera and goes through the corresponding pixel in the viewing rectangle. Then, for each scene rectangle, we determine whether or not our ray intersects that scene rectangle.

Let's say that our camera is positioned at (cameraX, cameraY, cameraZ). Furthermore we are looking through the point that corresponds to the pixel which is topOffset pixels from the top of the screen and leftOffset pixels from the left. Accordingly, our ray goes through the point

$$x = cameraX + 100$$
  
 $y = cameraY - (320/2) + leftOffset$   
 $z = cameraZ + (240 - 50) - topOffset$ 

Or in other words, the ray has slope

$$(100, -160 + leftOffset, 190 - topOffset)$$

Recall that the viewing rectangle is always 100 units from the camera along the x-axis. Let us rewrite this slope as

So our ray can be described by the equations

$$x = cameraX + viewX * t$$
  
 $y = cameraY + viewY * t$   
 $z = cameraZ + viewZ * t$ 

Now consider a scene rectangle which is parallel to the plane y = 0. Its corners are located at (corner1X, cornerY, corner1Z) and (corner2X, cornerY, corner2Z). Notice that the y value for both corners is the same. Our scene rectangle is therefore located on a plane described by the equation

$$y = cornerY$$

Now we must determine where our ray intersects our scene rectangle. Let's call this point (intersectX, intersectY, and intersectZ). Trivially,

$$intersectY = cornerY$$

We simply have to compute intersectX and intersectZ.

Consider our ray where

$$y = cameraY + viewY * t$$

We know y = intersectY = cornerY, so

Hence

As you can see, for every ray with every rectangle, we must compute an equation in this form twice:

$$a + b * (c - d)/e$$

We continue by computing the intersection of every scene rectangle with our ray. We determine which is closest by simply picking the smallest

|cameraX - intersectX|

#### Reflection

The reflecting ray for a ray and a scene rectangle is simple. Simply determine whether the scene rectangle is parallel to x = 0, y = 0, or z = 0. Then multiply the corresponding portion of the ray by - 1. So in the previous example, our reflecting ray would start at

(intersectX, intersectY, intersectZ)

and would have slope

$$(100, -1 * (-160 + leftOffset), 190 - topOffset)$$

At this point you can use the same math that we used in the above example to determine color of the reflecting ray.

# **Testing and Debugging**

Testing and debugging was one of the important aspects in building our system. For each module in the system we have test fixtures which test the module extensively with a large number of stimulus and emulates the hardware as closely as possible. The test fixtures set up specific input and then use assertions to make sure the outputs are correct. This made running regression tests and debugging easier.

For many of the components, we instrumented the C prototype to generate a scene and print out tons and tons of lines of vhdl tests which verify that our hardware has the same results as the prototype. The C prototype (without all the printing code as we didn't keep it all) and an example of the generated tests are included in the file listing.

# Software

We wrote some simple games and animations in software to demonstrate the capabilities of the hardware (and to impress our friends). They are written in C and run on the nios processor. The software module controls the position and movements of the rectangles on the screen by writing to memory mapped registers of our hardware.

# **Project Management**

#### **Version Control**

We used revision control for all project code and documentation. Most of it is in a subversion repository hosted by assembla which is a free non-open source project hosting site. We've also got a couple of documents in google docs. We played around with assembla's bug tracking system, but didn't use it too much in the end. The repository can be accessed online at <a href="http://svn2.assembla.com/svn/hwraytracer/">http://svn2.assembla.com/svn/hwraytracer/</a>.

## **Team Work**

## **Non-coding Work**

Initial architecture: Dan. Subsequent revisions: all.

Algorithm design: Dave

Documentation: Keerti, Minjie, Dan

## **Implementation**

C Prototype: Dave

Divider: Keerti, Minjie, Dave

Core math: Dave Ray unit: Dave

Ray control: Dave, Minjie Ray tracer renderer: Dan Video generator: Keerti, Dan

Avalon stuff: Dan Software: Dan, Dave

#### A Piece of Advice

Dave: The coffee in the Uris cafe is better than in Mudd.

Dan: Use revision control. Use assertions to make testing easier. Set aggressive deadlines; everything takes longer than expected and if you schedule some slack at the end, you can polish the project if you're on schedule and have time to spend debugging if you're behind.

Keerti: Start early and have specific times set to work on the project so that there is constant progress and deadlines are easily met. Discuss your ideas about the project implementation with prof. Edwards since he can guide you well and give a lot of clever ideas as well. Have well defined test cases and test benches for all modules in the project which makes debugging a lot easier. Do not ignore version control. Use subversion so that the latest versions of the code and documentation are easily accessible by all team members.

Minjie: To make the code function correctly is far from perfect. We should make it easy to read, easy to edit, and optimize it in order to save memory and reduce computations required. Such as the divider and core\_math unit in our project, we get a 18 cycle divider at first, and then make it 9 cycle, and 6 cycle at last. Also, by optimizing the core\_math unit, we need less computations and thus be able to allow more rectangles working together.

# **File Listings**

## ray\_tracer\_project.vhd

```
library ieee;
use ieee.std logic 1164.all;
use ieee.numeric std.all;
entity ray tracer project is
        port (
                signal CLOCK 50 : IN STD LOGIC;
                --signal reset n : IN STD LOGIC;
                signal SRAM ADDR: OUT STD LOGIC VECTOR (17 DOWNTO 0);
                signal SRAM DQ : INOUT STD LOGIC VECTOR (15 DOWNTO 0);
                signal SRAM CE N : OUT STD LOGIC;
                signal SRAM LB N : OUT STD LOGIC;
                signal SRAM OE N : OUT STD LOGIC;
                signal SRAM UB N : OUT STD LOGIC;
                signal SRAM WE N : OUT STD LOGIC;
                signal VGA CLK : OUT STD LOGIC;
                signal VGA HS : OUT STD LOGIC;
                signal VGA VS : OUT STD LOGIC;
                signal VGA BLANK : OUT STD LOGIC;
                signal VGA SYNC : OUT STD LOGIC;
                signal VGA R : OUT STD LOGIC VECTOR (9 DOWNTO 0);
                signal VGA G : OUT STD LOGIC VECTOR (9 DOWNTO 0);
                signal VGA B : OUT STD LOGIC VECTOR (9 DOWNTO 0);
                signal SW : IN STD LOGIC VECTOR (17 DOWNTO 0);
                signal LEDR: OUT STD LOGIC VECTOR (17 DOWNTO 0);
                signal PS2 CLK : INOUT STD LOGIC;
                signal PS2 DAT : INOUT STD LOGIC
        );
end entity ray tracer project;
architecture rtl of ray tracer project is
        signal rect_memory_address : unsigned (7 downto 0) := (others => '0');
        signal screen col color : std logic vector (17 downto 0);
        signal done : std logic := '0';
begin
        core: entity work.ray tracer system port map (
                clk => CLOCK \overline{50},
                reset n => \overline{1}, --KEYO,
                SRAM_ADDR_from_the_de2_sram_controller_inst => SRAM_ADDR,
                SRAM CE N from the de2 sram controller inst => SRAM CE N,
                SRAM DQ to and from the de2 sram controller inst => SRAM DQ,
                SRAM LB N from the de2 sram controller inst => SRAM LB N,
                SRAM OE N from the de2 sram controller inst => SRAM OE N,
                SRAM UB N from the de2 sram controller inst => SRAM UB N,
                SRAM_WE_N_from_the_de2_sram_controller_inst => SRAM_WE_N,
                vga_b_from_the_ray_tracer_avalon_module_inst => VGA_B,
                vga blank from the ray tracer avalon module inst => VGA BLANK,
                vga clock from the ray tracer avalon module inst => VGA CLK,
                vga g from the ray tracer avalon module inst => VGA G,
                vga h sync from the ray tracer avalon module inst => VGA HS,
                vga_r_from_the_ray_tracer avalon module inst => VGA R,
                vga_sync_from_the_ray_tracer_avalon_module_inst => VGA_SYNC,
                vga_v_sync_from_the_ray_tracer_avalon_module_inst => VGA VS,
                debug address to the ray tracer avalon module inst => SW(6 downto 0),
                debug data from the ray tracer avalon module inst => LEDR(8 downto 0),
                PS2_CLK_to_and_from_the_Altera_UP_Avalon PS2 inst => PS2 CLK,
                PS2 DAT to and from the Altera UP Avalon PS2 inst => PS2 DAT
```

```
);
end rtl;
```

.....

## ray\_tracer\_avalon\_module.vhd

```
-- Connects to Avalon system bus from NIOS processor.
-- Memory interface:
-- Address Bits Direction Description Valid values
-- 0
          16 R/W Camera X 0 - 511
-- 1
          16 R/W
                          Camera Y
                                       0 - 511
-- 2
          16 R/W
                          Camera Z
                                       0 - 511
-- The following values can fit in 8 bits but the interface is still 16 bits
-- wide and they should be written as 16 bit values. This is so all the
-- registers are the same size and to make the transition easier if we want to
-- expand the range later.
                         Rect 1 X1 0 - 255
-- 3
          16
               R/W
-- 4
          16 R/W
                          Rect 1 Y1 0 - 255
-- 5
          16 R/W
16 R/W
                          Rect 1 Z1
                                      0 - 255
-- 6
                          Rect 1 X2
                                       0 - 255
-- 7
          16 R/W
                          Rect 1 Y2 0 - 255
-- 8
          16 R/W
                          Rect 1 Z2 0 - 255
-- 9
          16 R/W
                          Rect 1 Color 0 - 2?
-- 10
                           Rect 2
-- 17
                           Rect 3
-- We needed to split the entity and architecture into 2 files because SOPC
-- builder couldn't use the file with the architecture in it.
library ieee;
use ieee.std logic 1164.all;
use ieee.numeric std.all;
entity ray_tracer_avalon module is
       port (
               reset : in std logic := '0';
               clock : in std logic := '0';
               -- Avalon Interface
               read : in std_logic := '0';
                        : in std logic := '0';
               write
               chipselect : in std_logic := '0';
               address : in unsigned(6 downto 0) := (others => '0');
               readdata : out unsigned(15 downto 0) := (others => '0');
               writedata : in unsigned(15 downto 0) := (others => '0');
               -- VGA Outputs
               vga clock,
               vga h sync,
               vga v sync,
               vga blank,
               vga sync : out std logic := '0';
               vga r,
               vga g,
               vga_b : out unsigned(9 downto 0) := (others => '0');
               -- Debugging - access to camera and rectangle memories
               debug address : in unsigned(6 downto 0) := (others => '0');
               debug data : out unsigned(8 downto 0) := (others => '0')
       );
```

\_\_\_\_\_\_

## ray\_tracer\_avalon\_module\_arch.vhd

```
-- See documentation in ray tracer avalon module.vhd
architecture rtl of ray_tracer_avalon_module is
        signal camera x : unsigned (8 downto 0);
        signal camera y : unsigned (8 downto 0);
        signal camera z : unsigned (8 downto 0);
        signal camera x buffer : unsigned (8 downto 0);
        signal camera y buffer : unsigned (8 downto 0);
        signal camera_z_buffer : unsigned (8 downto 0);
        type rectangle memory type is array (84 downto 0) of unsigned (8 downto 0);
 -- we really only need 13, but then simulation fails because we try to read one past
        signal rectangle memory : rectangle_memory_type := (others => "000000000");
        signal rectangle memory buffer : rectangle memory type := (others =>
"000000000");
        signal buffer index : unsigned (6 downto 0) := (others => '0');
        -- See ray control for description:
        signal rect memory address: unsigned (7 downto 0);
        signal rect memory data: unsigned (8 downto 0);
        signal start screen : std logic := '0';
begin
        ray tracer renderer instance : entity work.ray tracer renderer port map (
                clock => clock,
                reset => reset,
                camera x => camera_x,
                camera_y => camera_y,
                camera z => camera z,
                rect memory address => rect memory address,
                rect memory data => rect memory data,
                vga clock => vga clock,
                vga h sync => vga h sync,
                vga_v_sync => vga_v_sync,
                vga blank => vga blank,
                vga sync => vga sync,
                vga r => vga r,
                vga g => vga g,
                vga b => vga b,
                start screen out => start screen
        );
        BusInterface : process (clock, reset)
        begin
                if reset = '1' then
                        camera x <= "000000000";</pre>
                        camera y <= "000000000";</pre>
                        camera z <= "00000000";
                elsif rising edge(clock) then
                        if chipselect = '1' and write = '1' then
                                 if address = 0 then
                                         camera x buffer <= writedata(8 downto 0);</pre>
                                 elsif address = 1 then
                                         camera y buffer <= writedata(8 downto 0);</pre>
                                 elsif address = 2 then
                                         camera z buffer <= writedata(8 downto 0);</pre>
                                 else
```

```
rectangle memory buffer(to integer(address -
3)) <= writedata(8 downto 0);
                                  end if;
                         elsif chipselect = '1' and read = '1' then
                                  if address = 0 then
                                           readdata <= "0000000" & camera_x_buffer;</pre>
                                  elsif address = 1 then
                                           readdata <= "0000000" & camera y buffer;</pre>
                                  elsif address = 2 then
                                          readdata <= "0000000" & camera z buffer;</pre>
                                  else
                                          readdata <= "0000000" &
rectangle_memory_buffer(to_integer(address - 3));
                                  end if;
                         end if;
                         if start screen = '1' then
                                  camera x <= camera x buffer;</pre>
                                  camera_y <= camera_y_buffer;</pre>
                                  camera z <= camera z buffer;</pre>
                                  buffer_index <= "00000000";</pre>
                         elsif buffer index /= "1010101" then -- 85
                                  rectangle memory(to integer(buffer index)) <=</pre>
rectangle_memory_buffer(to_integer(buffer index));
                                  buffer index <= buffer_index + 1;</pre>
                         end if;
                 end if;
        end process BusInterface;
        rectangle_memory_access : process (clock)
        begin
                 if rising edge(clock) then
                         rect memory data <=</pre>
rectangle memory(to integer(rect memory address));
                 end if;
        end process rectangle memory access;
        debugging : process (clock)
        begin
                 if rising edge(clock) then
                         if debug address = 0 then
                                  debug data <= camera x;
                         elsif debug address = 1 then
                                  debug data <= camera y;
                         elsif debug address = 2 then
                                  debug data <= camera z;</pre>
                         else
                                  debug data <=
rectangle memory(to integer(debug address - 3));
                         end if;
                 end if;
        end process debugging;
end rtl;
```

# ray\_tracer\_avalon\_module\_tester.vhd

```
-- It's gonna be pretty goddamn hard to automatically verify that the outputs -- are right. Instead, we'll just throw some reads and writes at it and take a -- look at the wave forms to make sure the right things are happening. library ieee; use ieee.std_logic_1164.all;
```

```
use ieee.numeric std.all;
entity ray tracer avalon module tester is
end ray tracer avalon module tester;
architecture test of ray tracer avalon module tester is
        signal clock : std_logic := '0';
        signal reset : std logic := '1';
                          : std_logic := '0';
        signal read
                         : std logic := '0';
        signal write
        signal chipselect : std logic := '0';
        signal address : unsigned(6 downto 0) := (others => '0');
        signal readdata : unsigned(15 downto 0) := (others => '0');
signal writedata : unsigned(15 downto 0) := (others => '0');
        signal vga_clock : std_logic := '0';
        signal vga h sync : std logic := '0';
        signal vga v sync : std logic := '0';
        signal vga blank : std logic := '0';
        signal vga sync : std logic := '0';
        signal vga r : unsigned(9 downto 0) := (others => '0');
        signal vga g : unsigned(9 downto 0) := (others => '0');
        signal vga b : unsigned(9 downto 0) := (others => '0');
begin
        ray tracer avalon module inst : entity work.ray tracer avalon module port map
(
                clock => clock,
                 reset => reset,
                read => read,
                write => write,
                 chipselect => chipselect,
                 address => address,
                readdata => readdata,
                writedata => writedata,
                vga clock => vga clock,
                vga h sync => vga h sync,
                vga v sync => vga v sync,
                 vga blank => vga blank,
                 vga sync => vga sync,
                 vga r => vga r,
                 vga g => vga g,
                 vga b => vga b,
                 debug address => (others => '0')
        );
        process
        begin
                 loop
                         clock <= '0';
                         wait for 10 ns;
                         clock <= '1';
                         wait for 10 ns;
                         reset <= '0';
                 end loop;
        end process;
        process
        begin
                wait for 20 ns;
                 read <= '0';
                 chipselect <= '1';</pre>
                 -- Camera
                 address <= "0000000"; writedata <= "000000011100111"; write <= '1';
wait for 20 ns; write <= '0'; wait for 20 ns;</pre>
                 address <= "0000001"; writedata <= "000000010101011"; write <= '1';
wait for 20 ns; write <= '0'; wait for 20 ns;</pre>
```

```
address <= "0000010"; writedata <= "00000000001010"; write <= '1';
wait for 20 ns; write <= '0'; wait for 20 ns;</pre>
                -- Rectangles
                address <= "0000011"; writedata <= "0000000000000"; write <= '1';
wait for 20 ns; write <= '0'; wait for 20 ns;</pre>
                address <= "0000100"; writedata <= "0000000000000"; write <= '1';
wait for 20 ns; write <= '0'; wait for 20 ns;</pre>
                address <= "0000101"; writedata <= "0000000000000"; write <= '1';
wait for 20 ns; write <= '0'; wait for 20 ns;</pre>
                address <= "0000110"; writedata <= "0000000111111110"; write <= '1';
wait for 20 ns; write <= '0'; wait for 20 ns;</pre>
                address <= "0000111"; writedata <= "0000000111111110"; write <= '1';
wait for 20 ns; write <= '0'; wait for 20 ns;</pre>
                address <= "0001000"; writedata <= "0000000000000"; write <= '1';
wait for 20 ns; write <= '0'; wait for 20 ns;</pre>
                address <= "0001001"; writedata <= "00000000111100"; write <= '1';
wait for 20 ns; write <= '0'; wait for 20 ns;</pre>
                address <= "0001010"; writedata <= "0000000111111110"; write <= '1';
wait for 20 ns; write <= '0'; wait for 20 ns;</pre>
                address <= "0001011"; writedata <= "00000000000000"; write <= '1';
wait for 20 ns; write <= '0'; wait for 20 ns;</pre>
                address <= "0001100"; writedata <= "00000000000000"; write <= '1';
wait for 20 ns; write <= '0'; wait for 20 ns;</pre>
                address <= "0001101"; writedata <= "0000000111111110"; write <= '1';
wait for 20 ns; write <= '0'; wait for 20 ns;</pre>
                address <= "0001110"; writedata <= "0000000111111110"; write <= '1';
wait for 20 ns; write <= '0'; wait for 20 ns;</pre>
                address <= "0001111"; writedata <= "0000000111111110"; write <= '1';
wait for 20 ns; write <= '0'; wait for 20 ns;</pre>
                address <= "0010000"; writedata <= "0000000000011"; write <= '1';
wait for 20 ns; write <= '0'; wait for 20 ns;</pre>
                address <= "0010001"; writedata <= "000000011110001"; write <= '1';
wait for 20 ns; write <= '0'; wait for 20 ns;</pre>
                address <= "0010010"; writedata <= "0000000010100001"; write <= '1';
wait for 20 ns; write <= '0'; wait for 20 ns;</pre>
                address <= "0010011"; writedata <= "0000000000001"; write <= '1';
wait for 20 ns; write <= '0'; wait for 20 ns;</pre>
                address <= "0010100"; writedata <= "0000000011111011"; write <= '1';
wait for 20 ns; write <= '0'; wait for 20 ns;</pre>
                address <= "0010101"; writedata <= "0000000010110101"; write <= '1';
wait for 20 ns; write <= '0'; wait for 20 ns;</pre>
                address <= "0010110"; writedata <= "0000000000001"; write <= '1';
wait for 20 ns; write <= '0'; wait for 20 ns;</pre>
                address <= "0010111"; writedata <= "00000000001100"; write <= '1';
wait for 20 ns; write <= '0'; wait for 20 ns;</pre>
                address <= "0011000"; writedata <= "0000000011110001"; write <= '1';
wait for 20 ns; write <= '0'; wait for 20 ns;</pre>
                address <= "0011001"; writedata <= "0000000010100001"; write <= '1';
wait for 20 ns; write <= '0'; wait for 20 ns;</pre>
                address <= "0011010"; writedata <= "00000000001011"; write <= '1';
wait for 20 ns; write <= '0'; wait for 20 ns;</pre>
                address <= "0011011"; writedata <= "0000000011111011"; write <= '1';
wait for 20 ns; write <= '0'; wait for 20 ns;</pre>
                address <= "0011100"; writedata <= "000000010110101"; write <= '1';
wait for 20 ns; write <= '0'; wait for 20 ns;</pre>
                address <= "0011101"; writedata <= "00000000001011"; write <= '1';
wait for 20 ns; write <= '0'; wait for 20 ns;</pre>
                address <= "0011110"; writedata <= "00000000001100"; write <= '1';
wait for 20 ns; write <= '0'; wait for 20 ns;</pre>
                address <= "0011111"; writedata <= "0000000011110001"; write <= '1';
wait for 20 ns; write <= '0'; wait for 20 ns;</pre>
                address <= "0100000"; writedata <= "000000010100001"; write <= '1';
wait for 20 ns; write <= '0'; wait for 20 ns;</pre>
```

```
address <= "0100001"; writedata <= "00000000010101"; write <= '1';
wait for 20 ns; write <= '0'; wait for 20 ns;</pre>
                 address <= "0100010"; writedata <= "0000000011111011"; write <= '1';
wait for 20 ns; write <= '0'; wait for 20 ns;</pre>
                 address <= "0100011"; writedata <= "000000010110101"; write <= '1';
wait for 20 ns; write <= '0'; wait for 20 ns;</pre>
                 address <= "0100100"; writedata <= "00000000010101"; write <= '1';
wait for 20 ns; write <= '0'; wait for 20 ns;</pre>
                 address <= "0100101"; writedata <= "00000000001100"; write <= '1';
wait for 20 ns; write <= '0'; wait for 20 ns;</pre>
                 address <= "0100110"; writedata <= "000000011001000"; write <= '1';
wait for 20 ns; write <= '0'; wait for 20 ns;</pre>
                address <= "0100111"; writedata <= "000000000110010"; write <= '1';
wait for 20 ns; write <= '0'; wait for 20 ns;</pre>
                 address <= "0101000"; writedata <= "00000000111111110"; write <= '1';
wait for 20 ns; write <= '0'; wait for 20 ns;</pre>
                 address <= "0101001"; writedata <= "000000011001000"; write <= '1';
wait for 20 ns; write <= '0'; wait for 20 ns;</pre>
                 address <= "0101010"; writedata <= "0000000011001000"; write <= '1';
wait for 20 ns; write <= '0'; wait for 20 ns;</pre>
                address <= "0101011"; writedata <= "0000000011111011"; write <= '1';
wait for 20 ns; write <= '0'; wait for 20 ns;</pre>
                 address <= "0101100"; writedata <= "000000000110011"; write <= '1';
wait for 20 ns; write <= '0'; wait for 20 ns;</pre>
                 wait for 20 ms;
                 report "No problem mon! End of simulation." severity failure;
        end process;
end test;
```

## ray\_tracer\_renderer.vhd

```
library ieee;
use ieee.std logic 1164.all;
use ieee.numeric std.all;
entity ray_tracer_renderer is
port(
        clock : in std logic;
        reset : in std logic;
        camera x,
        camera y,
        camera z : in unsigned (8 downto 0);
        -- Allow this module to request rect data from whatever contains it. See
        -- ray control for more info.
        rect memory address: out unsigned (7 downto 0);
        rect memory data: in unsigned (8 downto 0);
        vga clock,
        vga h sync,
        vga v sync,
        vga blank,
        vga_sync : out std_logic;
        vga_r,
        vga g,
        vga b : out unsigned(9 downto 0);
        start screen out : out std logic := '0'
);
```

```
end ray tracer renderer ;
architecture tracer of ray tracer renderer is
        constant INITIAL ROW: signed(8 downto 0) := "010111101"; -- 189
        constant LAST ROW : signed(8 downto 0) := "111001110"; -- - 50
        signal screen column : unsigned (8 downto 0);
-- column video generator wants to read
        signal screen color: std logic vector (17 downto 0);
-- color of pixel at said column
        signal start screen : std logic;
        signal start_row : std_logic;
        signal last_start_row : std_logic;
        signal ray_casting_row_counter : signed (8 downto 0);
        signal row minus 1 : signed (8 downto 0);
begin
        start screen out <= start screen;
        video generator : entity work.video generator port map (
                clock => clock,
                reset => reset,
                col to read => screen column,
                color => screen color,
                start screen => start screen,
                start_row => start_row,
                vga clock => vga clock,
                vga h sync => vga h sync,
                vga v sync => vga v sync,
                vga_blank => vga_blank,
                vga sync => vga sync,
                vga r => vga r,
                vga g => vga g,
                vga b => vga b
        );
        row counter : process(clock)
                variable row : signed (8 downto 0) := (others => '0');
        begin
                if rising edge(clock) then
                        row := ray casting row counter;
                        if start screen = '1' or reset = '1' then -- reset
                                 row := INITIAL ROW;
                        elsif start_row = '1' and last_start_row = '0' then -- enable
                        -- start row is based on the 2\overline{5} mhz clock, so over here it
looks
                        -- like it's high for 2 cycles. last start row prevents us
from
                        -- incrementing the counter twice.
                                row := row - 1;
                                 last start row <= '1';</pre>
                        else
                                last start row <= '0';</pre>
                        end if;
                        ray casting row counter <= row;
                        if row = LAST ROW then
                                row minus 1 <= INITIAL ROW;
                        else
                                row minus 1 <= row - 1;
                        end if;
                end if;
        end process;
        buffered line generator : entity work.buffered line generator port map (
                clock => clock,
```

```
row => row_minus_1,

camera_x => camera_x,
camera_y => camera_y,
camera_z => camera_z,

rect_memory_address => rect_memory_address,
rect_memory_data => rect_memory_data(7 downto 0),

screen_col => screen_column,
screen_col_color => screen_color
);
end tracer;
```

## ray\_unit.vhd

```
library ieee;
use ieee.std logic 1164.all;
use ieee.numeric std.all;
entity ray unit is
        port (
                 signal clk : in std logic;
                -- initial ray
                 signal col base : in signed (8 downto 0) := (others => '0');
-- should be one of these: -160, -150, ..., -10, 0, 10, ..., 150
                 signal row : in signed (8 downto 0) := (others => '0');
-- should start at 189 and go down to -50
                 signal col_offset : in unsigned (3 downto 0) := (others => '0');
-- should start at 0 and go to 9
                 signal cam co ord x, cam co ord y, cam co ord z:
        in unsigned (8 downto 0) := (others => '0');
 -- coordinates of the camera
                 -- control signals
                 signal new pixel : in std logic := '0';
-- assert for 1 cycle when starting a new pixel
                 signal new rectangle : in std logic := '0';
-- assert for 1 cycle with each new rectangle
                 signal done : out std logic := '0';
-- active high. Wait for this signal after you assert new rectangle
                 signal done rectangles : in std logic := '0';
-- assert for 1 cycle when you finish all the rectangles
                 -- rectangles are 7 bytes. x,y,z for corners 1,2; and 1 byte for
color.
                 signal rec_x0, rec_y0, rec_z0, rec_x1, rec_y1, rec z1 :
       in unsigned (8 downto 0) := (others => '0');
                 -- color(2) = red, color(1) = green, color(0) = blue. Or, "rgb"
                 signal color : in unsigned (5 downto 0) := (others => '0');
                 -- color output
                 -- this is the final result.
                 -- tests are written for separate red, green, blue. Don't actually
use.
                 signal red, green, blue : out unsigned (5 downto 0) := (others =>
'0');
                 signal rgb : out unsigned (17 downto 0) := (others => '0')
```

```
);
end ray unit;
architecture unit of ray unit is
        -- current ray.
        constant X_CAMERA SLOPE : signed(8 downto 0) := "000110010";
        signal ray_x, ray_y, ray_z : unsigned (8 downto 0) := (others => '0');
        signal ray dx, ray dy, ray dz : signed (8 downto 0) := (others => '0');
        -- core math
        signal a1, c1, d1 : unsigned (8 downto 0) := (others => '0');
        signal b1, e1 : signed (8 downto 0) := (others => '0');
        signal core result1 : unsigned (8 downto 0) := (others => '0');
        signal core_1_done : std_logic := '0';
        signal a2, c2, d2 : unsigned (8 downto 0) := (others \Rightarrow '0');
        signal b2, e2 : signed (8 downto 0) := (others \Rightarrow '0');
        signal core result2 : unsigned (8 downto 0) := (others => '0');
        signal core 2 done : std logic := '0';
        signal reset core : std logic := '0';
        -- intersection finder
        type states is (zero, one, two, three);
        signal state : states;
        signal intersect x, intersect y, intersect z:
        unsigned (8 downto 0) := (others => '0');
        -- z buffer
        signal close distance : unsigned (8 downto 0) := (others => '0');
        signal close_x, close_y, close_z : unsigned (8 downto 0) := (others => '0');
        signal close r, close g, close b : unsigned (8 downto 0) := (others => '0');
        signal reflect x, reflect y, reflect z : signed (8 downto 0) := (others =>
'0');
        -- color combiner
        signal ray count : unsigned (0 downto 0) := "0";
        signal total r, total g, total b : unsigned (8 downto 0) := (others => '0');
        constant INFINITE : unsigned (8 downto 0) := "0111111111";
begin
        red <= total r(7 downto 2);</pre>
        green <= total g(7 downto 2);</pre>
        blue <= total b(7 downto 2);</pre>
        rgb <= total r(7 downto 2) & total g(7 downto 2) & total b(7 downto 2);
        depending on control : process(clk)
                variable blue helper : signed (8 downto 0) := (others => '0');
                variable temp r 0 : unsigned (1 downto 0) := (others => '0');
                variable temp r 1 : unsigned (6 downto 0) := (others => '0');
                variable temp g 0 : unsigned (1 downto 0) := (others => '0');
                variable temp_g_1 : unsigned (6 downto 0) := (others => '0');
                variable temp b 0 : unsigned (1 downto 0) := (others => '0');
                variable temp b 1 : unsigned (6 downto 0) := (others => '0');
        begin
                if rising edge(clk) then
                         if new_pixel = '1' then
                                 ray x <= cam co ord x;
                                 ray y <= cam co ord y;
                                 ray z <= cam co ord z;
                                 ray dx <= X CAMERA SLOPE;
                                 ray dy <= col base + signed("0" & col offset);</pre>
                                 ray dz <= row;
                                 reflect_x <= X_CAMERA_SLOPE;</pre>
                                 reflect_y <= col_base + signed("0" & col offset);</pre>
                                 reflect z <= row;</pre>
                                 total r <= "000000000";
                                 total g <= "000000000";
                                 total b <= "000000000";
```

```
ray count <= "0";
                          elsif done rectangles = '1' then
                                   ray x <= close x;
                                   ray_y <= close_y;</pre>
                                   ray_z <= close_z;</pre>
                                   ray dx <= reflect x;</pre>
                                   ray dy <= reflect y;
                                   ray dz <= reflect z;</pre>
                                   if ray count = "0" then
                                            total_r <= close_r / 2;</pre>
                                            total_g <= close_g / 2;</pre>
                                            total b <= close b / 2;
                                   elsif ray_count = "1" then
                                            total r <= total r + close r / 4;
                                            total g <= total g + close g / 4;
                                            total b <= total b + close b / 4;
                                   end if;
                                   ray count <= ray count + 1;
                          end if;
                          -- Handle next rectangle
                          if new rectangle = '1' then
                                   if rec x0 = rec x1 then
                                            intersect x <= rec x0;</pre>
                                            a1 <= ray_y; b1 <= ray_dy; c1 <= rec_x0;
d1 \le ray x; e1 \le ray dx; a2 \le ray z;
b2 <= ray dz; c2 <= rec x0; d2 <= ray x;
 e2 \le ray dx;
                                   elsif rec_y0 = rec_y1 then
                                            a1 <= ray x; b1 <= ray dx; c1 <= rec y0;
 d1 <= ray y; e1 <= ray dy;
 intersect y <= rec y0; a2 <= ray z;</pre>
b2 \le ray dz; c2 \le rec y0;
d2 \le ray_y; e2 \le ray_{\overline{d}y};
elsif rec z0 = rec z1 then
                                            a1 <= ray x; b1 <= ray dx; c1 <= rec z0;
d1 <= ray z; e1 <= ray dz; a2 <= ray y;</pre>
b2 <= ray dy; c2 <= rec z0; d2 <= ray z;
 e2 <= ray dz; intersect z <= rec z0;
                                   end if;
                                   reset core <= '1';
                                   state <= zero;
                                   done <= '0';
                          else
                                   case state is
                                   when zero =>
                                            reset core <= '0';
                                            state <= one;
                                   when one =>
                                            if core 1 done = '1' and core 2 done = '1'
then
                                                     if rec x0 = rec x1 then
                                                              intersect y <= core result1;</pre>
                                                              intersect z <= core result2;</pre>
                                                     elsif rec y0 = rec y1 then
                                                              intersect x <= core result1;</pre>
                                                              intersect_z <= core_result2;</pre>
                                                     elsif rec_z0 = rec_z1 then
                                                              intersect x <= core result1;</pre>
                                                              intersect y <= core result2;</pre>
                                                     end if;
                                                     state <= two;</pre>
                                            end if;
```

```
when two =>
                                          if intersect x /= INFINITE
 and intersect y /= INFINITE
 and intersect z /= INFINITE
                                               and intersect x \neq x
                                               and (
 (intersect_x <= rec x0</pre>
    and intersect x \ge rec x1)
    or intersect x \ge rec x0)
   and intersect x \le rec x1)
and (
                                                   (intersect_y <= rec_y0</pre>
     and intersect_y >= rec_y1)
 or (intersect y >= rec y0
 and intersect y <= rec y1)
                                                        ) and (
                                                                     (intersect z \le rec z0
and intersect z \ge rec z1) or
                                                                     (intersect_z >= rec_z0
and intersect z <= rec z1)
                                                            ) and (
                                                                     (intersect x < ray x
 and ray x - intersect x
 < close distance) or
                                                                     (intersect x > ray x
 and intersect x - ray x
 < close distance)
                                                           ) then
                                                   if (intersect x < ray x) then
                                                           close distance <= ray x -</pre>
intersect x;
                                                   else
                                                            close distance <= intersect x</pre>
- ray x;
                                                   end if;
                                                   close x <= intersect x;</pre>
                                                   close_y <= intersect_y;</pre>
                                                   close z <= intersect z;</pre>
                                                   close r <= "000000000";
close q <= "000000000";
 close b <= "000000000";
                                                   temp r 0 := "00";
                                                   if color(5) = '1' then
                                                            temp r 0 := "01";
                                                   end if;
                                                   temp r 1 := "0000000";
                                                   if color(4) = '1' then
                                                           temp r 1 := "1111111";
                                                   end if;
                                                   close r <= temp r 0 & temp r 1;</pre>
                                                   temp g 0 := "00";
                                                   if color(3) = '1' then
                                                            temp g 0 := "01";
                                                   end if;
                                                   temp_g_1 := "0000000";
                                                   if color(2) = '1' then
                                                           temp_g_1 := "1111111";
                                                   end if;
                                                   close g <= temp g 0 & temp g 1;</pre>
                                                   temp b 0 := "00";
                                                   if color(1) = '1' then
                                                            temp b 0 := "01";
```

```
end if;
                                                     temp b 1 := "0000000";
                                                     if color(0) = '1' then
                                                             temp_b_1 := "1111111";
                                                     end if;
                                                     close_b <= temp_b_0 & temp_b_1;</pre>
                                                     if rec x0 = rec x1 then
                                                             reflect x \le not(ray dx) + 1;
                                                              reflect y <= ray dy;</pre>
                                                             reflect_z <= ray_dz;</pre>
                                                     elsif rec_y0 = rec_y1 then
                                                             reflect_x <= ray_dx;</pre>
                                                             reflect y <= not(ray dy) + 1;</pre>
                                                             reflect z <= ray dz;
                                                     elsif rec z0 = rec z1 then
                                                             reflect x <= ray dx;
                                                             reflect_y <= ray_dy;</pre>
                                                             reflect z <= not(ray dz) + 1;</pre>
                                                     end if;
                                            end if;
                                            done <= '1';
                                           state <= three;
                                   when three =>
                                           -- hang out for a while
                                   end case;
                          end if;
                          -- Reset closest rectangle
                          if new pixel = '1' or done_rectangles = '1' then
                                   done <= '0';
                                   if new pixel = '1' then
                                           blue helper := row;
                                   elsif done rectangles = '1' then
                                           blue helper := reflect z;
                                   end if;
                                   blue helper := blue helper + "000110010";
                                   -- reflect z can be less than -50. In that case, the
background color
                                   -- should be black, just like if we were at row -50.
                                   if blue helper(8) = '1' and done rectangles = '1'
 and reflect z(8) = '1' then
                                            blue_helper := "000000000";
                                   end if;
                                   close distance <= INFINITE;</pre>
                                   close x <= INFINITE; close y <= INFINITE; close z <=</pre>
INFINITE;
                                   close r <= "00000000";
                                   close_g <= "000000000";
                                   close b <= unsigned(blue helper);</pre>
                          end if;
                 end if;
        end process;
         intersection 1 : entity work.core math
        port map (
                 clk => clk,
                 reset => reset_core,
                 a \Rightarrow a1,
                 b \Rightarrow b1,
                 c \Rightarrow c1,
                 d \Rightarrow d1,
                 e \Rightarrow e1,
                 result => core result1,
```

# buffered\_line\_generator.vhd

);

done => core 1 done

```
library ieee;
use ieee.std logic 1164.all;
use ieee.numeric std.all;
entity buffered_line_generator is
        port (
                signal clock : in std logic := '0';
                signal row : in signed (8 downto 0) := (others => '0');
                signal camera x, camera y, camera z:
       in unsigned (8 downto \overline{0}) := (others => '0');
                signal rect memory address:
        out unsigned (7 downto 0) := (others => '0');
                signal rect memory data:
        in unsigned (7 downto 0) := (others => '0');
                -- Access to line buffer
                signal screen col : in unsigned(8 downto 0) := (others => '0');
                signal screen col color :
           out std logic vector (17 downto 0) := (others => '0');
                -- unit testing signals
                signal done : out std logic := '0'
        );
end buffered line generator;
architecture caster of buffered line generator is
        signal write col offset : unsigned (3 downto 0) := (others => '0');
        constant MAX COL OFFSET : unsigned (3 downto 0) := "1111";
        signal current row: signed (8 downto 0) := (others => '0');
        -- rectangle memory
        signal rec read x0, rec read y0, rec read z0, rec read x1, rec read y1,
rec read z1,
                rec read color : unsigned (7 downto 0) := (others => '0');
        signal rec_write_x0, rec_write_y0, rec_write_z0,
               rec_write_x1, rec_write_y1, rec_write_z1 : unsigned (8 downto 0) :=
(others => '0');
        signal rec write color: unsigned (5 downto 0):= (others => '0');
        signal read rect address: unsigned (7 downto 0) := (others => '0');
        constant MAX REC MEM PLUS 1 : unsigned (7 downto 0) := "00101010";
        -- ray control signals
        type read states is (zero, one, two, three, four, five, six, seven, eight);
```

```
signal read state : read states := zero;
        type control states is (c zero, c one, c two almost, c two, c three almost,
                c three, c four, c five, c six);
        signal control state : control states := c zero;
        signal ray count : unsigned (0 downto 0) := "0";
        -- ray units
        signal new pixel : std logic := '0';
        signal new rectangle : std logic := '0';
        signal ray units done : std logic := '0';
        signal done rectangles : std logic := '0';
        signal col base0, col base1, col base2, col base3, col base4, col base5,
col base6,
                col base7, col base8, col base9, col base10, col base11, col base12,
col base13,
                col base14, col base15, col base16, col base17, col base18,
col base19
                : signed (8 downto 0) := (others => '0');
        signal ru done 0, ru done 1, ru done 2, ru done 3, ru done 4, ru done 5,
ru done 6,
                ru done 7, ru done 8, ru done 9, ru done 10, ru done 11, ru done 12,
ru done 13,
                ru done 14, ru done 15, ru done 16, ru done 17, ru done 18,
ru done 19
                : std logic := '0';
        signal ru_rgb_0, ru_rgb_1, ru_rgb_2, ru_rgb_3, ru_rgb_4, ru_rgb_5, ru_rgb_6,
ru rgb 7,
                ru_rgb_8, ru_rgb_9, ru_rgb_10, ru_rgb_11, ru_rgb_12, ru_rgb_13,
ru_rgb_14, ru_rgb_15,
                ru rgb 16, ru rgb 17, ru rgb 18, ru rgb 19
                : unsigned (17 downto 0) := (others => '0');
        signal read 0, read 1, read 2, read 3, read 4, read 5, read 6, read 7, read 8,
read 9,
                read 10, read 11, read 12, read 13, read 14, read 15, read 16,
read 17, read 18, read 19
                : unsigned (17 downto 0) := (others \Rightarrow '0');
        -- pixel memory
        signal pixel write address, pixel read address : unsigned(4 downto 0) :=
"00000";
        signal write_pixels : std logic := '0';
        constant MAX PIXEL BLOCK : unsigned(4 downto 0) := "10011";
        signal pixel_block : unsigned(4 downto 0) := "00000";
        signal read col offset : unsigned(3 downto 0) := "0000";
        signal last screen col : unsigned(8 downto 0) := (others => '0');
begin
       rect memory address <= read rect address;</pre>
        -- If you comment out ray units to improve compile time for debugging,
        -- make sure you update this value as well. Otherwise your architecture
        -- will just get optimized away and nothing will happen.
        ray units done <= ru done 0 and ru done 1 and ru done 2 and ru done 3 and
                          ru done 4 and ru done 5 and ru done 6 and ru done 7 and
                          ru done 8 and ru done 9 and ru done 10 and ru done 11 and
                          ru done 12 and ru done 13 and ru done 14 and ru done 15 and
                          ru done 16 and ru done 17 and ru done 18 and ru done 19;
        double buffering addresses : process(current row, write col offset,
read_col_offset)
                variable even row, odd row : unsigned(0 downto 0) := "0";
        begin
                even row := unsigned(current row(0 downto 0));
                if even row = 0 then
```

```
pixel write address <= "0" & write col offset;</pre>
                       pixel read address <= "1" & read col offset;</pre>
               else
                       pixel write address <= "1" & write col offset;</pre>
                       pixel read address <= "0" & read_col_offset;</pre>
               end if;
       end process;
       read line buffer : process(screen col, read 0, read 1, read 2, read 3,
read 4, read 5, read 6, read 7, read 8, read 9,
read_10, read_11, read_12, read_13, read_14,
read_15, read_16, read_17, read_18, read_19)
               variable color : unsigned(17 downto 0) := (others => '0');
               variable block from col : unsigned(4 downto 0) := (others => '0');
       begin
               block from col := screen col(8 downto 4);
               if block from col = "000\overline{0}0" then
                       color := read_0;
               elsif block_from col = "00001" then
                       color := read 1;
               elsif block from col = "00010" then
                       color := read 2;
               elsif block from col = "00011" then
                       color := read 3;
               elsif block from col = "00100" then
                       color := read 4;
               elsif block_from col = "00101" then
                       color := read 5;
               elsif block_from_col = "00110" then
                       color := read 6;
               elsif block from col = "00111" then
                       color := read_7;
               elsif block_from col = "01000" then
                       color := read 8;
               elsif block from col = "01001" then
                       color := read 9;
               elsif block from col = "01010" then
                       color := read 10;
               elsif block from col = "01011" then
                       color := read 11;
               elsif block from col = "01100" then
                       color := read 12;
               elsif block_from_col = "01101" then
                        color := read 13;
               elsif block_from_col = "01110" then
                        color := read 14;
               elsif block from col = "01111" then
                       color := read 15;
               elsif block from col = "10000" then
                       color := read 16;
               elsif block_from col = "10001" then
                       color := read 17;
               elsif block from col = "10010" then
                       color := read 18;
               elsif block from col = "10011" then
                       color := read 19;
               else
                       color := "00000000000000000";
               end if;
               screen col color <= std logic vector(color);</pre>
               read col offset <= screen col(3 downto 0);</pre>
       end process read line buffer;
       depending on control : process(clock)
```

```
begin
```

```
if rising edge(clock) then
                          case read state is
                          when zero =>
                                  read state <= one;
                          when one =>
                                  rec read x0 <= rect memory data;</pre>
                                  read state <= two;</pre>
                          when two =>
                                  rec read y0 <= rect memory data;</pre>
                                  read state <= three;</pre>
                          when three =>
                                  rec read z0 <= rect memory data;</pre>
                                  read state <= four;</pre>
                          when four =>
                                  rec read x1 <= rect memory data;</pre>
                                  read state <= five;</pre>
                          when five =>
                                   rec read y1 <= rect memory data;
                                   read state <= six;</pre>
                          when six =>
                                  rec read z1 <= rect memory data;</pre>
                                  read state <= seven;</pre>
                          when seven =>
                                  rec read color <= rect memory data;</pre>
                                  read state <= eight;</pre>
                          when eight =>
                                  -- hang out for a while.
                          end case;
                          if read state /= seven and read state /= eight then
                                   read rect address <= read rect address + 1;</pre>
                          end if;
                          case control state is
                          when c zero =>
                                   if read state = eight then
                                            control state <= c_one;
                                            new pixel <= '1';</pre>
                                   end if;
                          when c one => -- new rectangle ready
                                  new pixel <= '0';</pre>
                                   done rectangles <= '0';</pre>
                                   rec write x0 <= "0" & rec read x0;
                                   rec write y0 <= "0" & rec read y0;</pre>
                                   rec_write_z0 <= "0" & rec read z0;</pre>
                                   rec write x1 <= "0" & rec read x1;</pre>
                                   rec write y1 <= "0" & rec read y1;</pre>
                                   rec write z1 <= "0" & rec read z1;</pre>
                                   rec write color <= rec read color(5 downto 0);</pre>
                                   new_rectangle <= '1';</pre>
                                   read state <= zero;</pre>
                                   if read_rect_address = MAX_REC MEM PLUS 1 then
                                            read rect address <= "00000000";</pre>
                                            control state <= c three almost;</pre>
                                   else
                                            control state <= c two almost;</pre>
                                   end if;
                          when c two almost =>
-- just started. Don't want to check done yet, wait a cycle.
                                  new rectangle <= '0';</pre>
                                   control state <= c two;</pre>
                          when c two => -- done a rectangle
                                   if ray units done = '1' and read state = eight then
                                            control state <= c one;</pre>
```

```
when c three almost =>
                                 new rectangle <= '0';</pre>
                                  control_state <= c three;</pre>
                         when c three => -- done all rectangles
                                  if ray units done = '1' then
                                          done rectangles <= '1';</pre>
                                          if ray count = "1" then
                                                   ray count <= "0";</pre>
                                                   control state <= c_four;</pre>
                                          else
                                                   ray_count <= ray_count + 1;</pre>
                                                   control state <= c one;</pre>
                                          end if;
                                  end if;
                         when c four \Rightarrow -- done reflections
                                  done rectangles <= '0';</pre>
                                  write pixels <= '1';
                                  control state <= c five;</pre>
                         when c five =>
                                  write pixels <= '0';</pre>
                                  if write col offset = MAX COL OFFSET then
                                          control state <= c six;</pre>
                                  else
                                          new pixel <= '1';</pre>
                                          write col offset <= write col offset + 1;</pre>
                                          control state <= c one;</pre>
                                  end if;
                         when c six => -- done row
                                 done <= '1';
                         end case;
                         -- reset when the row changes
                         if current row /= row then
                                  current row <= row;
                                  new pixel <= '1';</pre>
                                  if control state /= c zero then
                                          control state <= c one;</pre>
                                  end if;
                                  write_col_offset <= "0000";</pre>
                                  done <= '0';
                         end if;
                end if;
       end process;
       -- Obviously I couldn't get loop generate figured out.
       ray unit 0 : entity work.ray unit
       port map (clk => clock, col base => col base0, row => current row,
col offset => write col offset, cam co ord x => camera x,
cam co ord y => camera y, cam co ord z => camera z,
new pixel => new pixel, new rectangle => new rectangle,
done => ru done_0, done_rectangles => done_rectangles,
rec_x0 => rec_write_x0, rec_y0 => rec_write_y0,
rec z0 => rec write z0, rec x1 => rec write x1,
rec y1 => rec write y1, rec z1 => rec write z1,
color => rec write color, rgb => ru rgb 0);
       pixel ram 0 : entity work.pixel ram
       port map (clk => clock, we => write pixels, write a => pixel write address,
read_a => pixel_read_address, di => ru_rgb_0, do => read_0);
       ray_unit_1 : entity work.ray_unit
       port map (clk => clock, col base => col base1, row => current row,
col offset \Rightarrow write col offset, cam co ord x \Rightarrow camera x,
cam co ord y \Rightarrow camera y, cam co ord z \Rightarrow camera z,
         new pixel => new pixel, new rectangle => new rectangle,
done => ru done 1,done rectangles => done_rectangles,
```

end if;

```
rec x0 \Rightarrow rec write x0, rec y0 \Rightarrow rec write y0,
rec z0 => rec write z0, rec x1 => rec write x1,
rec y1 => rec write y1, rec z1 => rec write z1,
color => rec write color, rgb => ru rgb 1);
       pixel_ram_1 : entity work.pixel_ram
       port map (clk => clock, we => write_pixels, write_a => pixel_write_address,
read a => pixel read address, di => ru rgb 1, do => read 1);
       ray unit 2 : entity work.ray unit
       port map (clk => clock, col base => col base2, row => current row,
              col offset \Rightarrow write col offset, cam co ord x \Rightarrow camera x,
 cam_co_ord_y => camera_y, cam_co_ord_z => camera_z,
                  new_pixel => new_pixel, new_rectangle => new_rectangle,
done => ru_done_2, done_rectangles => done_rectangles,
            rec x0 => rec write x0, rec y0 => rec write y0,
rec z0 => rec write z0, rec x1 => rec write x1,
rec y1 => rec write y1, rec z1 => rec write z1,
color => rec write color, rgb => ru rgb 2);
       pixel ram 2 : entity work.pixel ram
       port map (clk => clock, we => write_pixels, write_a => pixel_write_address,
read a => pixel read address, di => ru rgb 2, do => read 2);
       ray unit 3 : entity work.ray unit
       port map (clk => clock, col base => col base3, row => current row,
col offset \Rightarrow write col offset, cam co ord x \Rightarrow camera x,
cam co ord y \Rightarrow camera y, cam co ord z \Rightarrow camera z,
                  new_pixel => new_pixel, new_rectangle => new rectangle,
done => ru done 3, done rectangles => done rectangles,
 rec x0 \Rightarrow rec write x0, rec y0 \Rightarrow rec write y0,
rec_z0 => rec_write_z0, rec_x1 => rec_write_x1,
  rec_y1 => rec_write_y1, rec_z1 => rec_write_z1,
 color => rec write color, rgb => ru rgb 3);
       pixel ram 3 : entity work.pixel ram
       port map (clk => clock, we => write pixels, write a => pixel write address,
read a => pixel read address, di => ru rgb 3, do => read 3);
       ray unit 4 : entity work.ray unit
       port map (clk => clock, col base => col base4, row => current row,
 col offset \Rightarrow write col offset, cam co ord x \Rightarrow camera x,
    cam_co_ord_y => camera_y, cam_co_ord_z => camera z,
         new pixel => new pixel, new rectangle => new rectangle,
 done => ru done 4,done rectangles => done rectangles,
rec x0 \Rightarrow rec write x0, rec y0 \Rightarrow rec write y0,
rec z0 => rec write z0, rec x1 => rec write x1,
rec_y1 => rec_write_y1,rec_z1 => rec_write_z1,
color => rec_write_color, rgb => ru_rgb_4);
       pixel ram 4 : entity work.pixel ram
       port map (clk => clock, we => write_pixels, write_a => pixel_write_address,
read a => pixel read address,di => ru rgb 4, do => read 4);
       ray unit 5 : entity work.ray unit
       port map (clk => clock, col base => col base5, row => current row,
 col offset \Rightarrow write col offset, cam co ord x \Rightarrow camera x,
 cam_co_ord_y => camera_y, cam_co_ord_z => camera_z,
        new_pixel => new_pixel, new_rectangle => new_rectangle,
done => ru done 5,done rectangles => done rectangles,
rec x0 \Rightarrow rec write x0, rec y0 \Rightarrow rec write y0,
rec z0 => rec write z0, rec x1 => rec write x1,
rec y1 => rec write y1, rec z1 => rec write z1,
color => rec write color, rgb => ru rgb 5);
       pixel ram 5 : entity work.pixel ram
       port map (clk => clock, we => write_pixels, write_a => pixel_write_address,
 read_a => pixel_read_address, di => ru_rgb_5, do => read_5);
       ray unit 6 : entity work.ray unit
       port map (clk => clock, col base => col base6, row => current row,
 col offset \Rightarrow write col offset, cam co ord x \Rightarrow camera x,
 cam co ord y \Rightarrow camera y, cam co ord z \Rightarrow camera z,
         new pixel => new pixel, new rectangle => new rectangle,
```

```
done => ru done 6, done rectangles => done rectangles,
rec x0 \Rightarrow rec write x0, rec y0 \Rightarrow rec write y0,
rec z0 \Rightarrow rec write z0, rec x1 \Rightarrow rec write x1,
rec y1 => rec write y1, rec z1 => rec write z1,
color => rec_write_color, rgb => ru_rgb 6);
       pixel ram 6 : entity work.pixel ram
       port map (clk => clock, we => write pixels, write a => pixel write address,
read a => pixel read address,di => ru rgb 6, do => read 6);
       ray unit 7 : entity work.ray unit
       port map (clk => clock, col base => col base7, row => current row,
col offset \Rightarrow write col offset, cam co ord x \Rightarrow camera x,
    cam_co_ord_y => camera_y, cam_co_ord_z => camera_z,
         new_pixel => new_pixel, new_rectangle => new_rectangle,
done => ru done 7, done rectangles => done rectangles,
rec x0 \Rightarrow rec write x0, rec y0 \Rightarrow rec write y0,
rec z0 => rec write z0, rec x1 => rec write x1,
rec y1 => rec write y1, rec z1 => rec write z1,
color => rec_write_color, rgb => ru_rgb_7);
       pixel ram 7 : entity work.pixel ram
       port map (clk => clock, we => write pixels, write a => pixel write address,
read a => pixel read address,di => ru rgb 7, do => read 7);
       ray unit 8 : entity work.ray unit
       port map (clk => clock, col base => col base8, row => current row,
                  col offset => write col_offset,cam_co_ord_x => camera_x,
cam_co_ord_y => camera_y, cam_co_ord_z => camera_z,
         new_pixel => new_pixel, new_rectangle => new_rectangle,
done => ru done 8, done rectangles => done rectangles,
rec_x0 => rec_write_x0, rec_y0 => rec_write_y0,
rec_z0 => rec_write_z0, rec_x1 => rec_write_x1,
rec y1 => rec write y1, rec z1 => rec write z1,
color => rec write color, rgb => ru rgb 8);
       pixel ram 8 : entity work.pixel ram
       port map (clk => clock, we => write pixels, write a => pixel write address,
  read a => pixel read address, di => ru rgb 8, do => read 8);
       ray unit 9 : entity work.ray unit
       port map (clk => clock, col base => col base9, row => current row,
col offset \Rightarrow write col offset, cam co ord x \Rightarrow camera x,
cam co ord y \Rightarrow camera y, cam co ord z \Rightarrow camera z,
                  new pixel => new pixel, new rectangle => new rectangle,
done => ru done 9,done rectangles => done rectangles,
rec x0 \Rightarrow rec write x0, rec y0 \Rightarrow rec write y0,
rec_z0 => rec_write_z0, rec_x1 => rec_write_x1,
rec_y1 => rec_write_y1,rec_z1 => rec_write z1,
color => rec_write_color, rgb => ru_rgb_9);
       pixel ram 9 : entity work.pixel ram
       port map (clk => clock, we => write pixels, write a => pixel write address,
read a => pixel read address, di => ru rgb 9, do => read 9);
       ray unit 10 : entity work.ray unit
       port map (clk => clock, col base => col base10, row => current row,
col offset \Rightarrow write col offset, cam co ord x \Rightarrow camera x,
 cam_co_ord_y => camera_y, cam_co_ord_z => camera_z,
 new pixel => new pixel, new rectangle => new rectangle,
    done => ru done 10, done rectangles => done rectangles,
rec x0 \Rightarrow rec write x0, rec y0 \Rightarrow rec write y0, rec
rec z0 => rec write z0, rec x1 => rec write x1,
rec y1 => rec write y1, rec z1 => rec write z1,
 color => rec_write_color, rgb => ru_rgb_10);
       pixel_ram_10 : entity work.pixel_ram
       port map (clk => clock, we => write_pixels, write_a => pixel_write_address,
read a => pixel read address,
        di => ru rgb 10, do => read 10);
       ray unit 11 : entity work.ray unit
       port map (clk => clock, col base => col base11, row => current row,
    col_offset => write_col_offset, cam_co_ord_x => camera_x,
```

```
cam co ord y \Rightarrow camera y, cam co ord z \Rightarrow camera z,
                 new pixel => new pixel, new rectangle => new rectangle,
     done => ru done 11, done rectangles => done rectangles,
rec x0 => rec write x0, rec y0 => rec write y0,
rec_z0 => rec_write_z0, rec_x1 => rec_write_x1,
rec y1 => rec write y1, rec z1 => rec write z1,
color => rec write color, rgb => ru rgb 11);
       pixel ram 11 : entity work.pixel ram
       port map (clk => clock, we => write pixels, write a => pixel write address,
read a => pixel read address,di => ru rgb 11, do => read 11);
       ray_unit_12 : entity work.ray unit
       port map (clk => clock, col_base => col_base12, row => current_row,
    col_offset => write_col_offset,cam_co_ord_x => camera_x,
cam co ord y \Rightarrow camera y, cam co ord z \Rightarrow camera z,
         new pixel => new pixel, new rectangle => new rectangle,
done => ru done 12, done rectangles => done rectangles,
rec x0 \Rightarrow rec write x0, rec y0 \Rightarrow rec write y0,
rec z0 => rec_write_z0, rec_x1 => rec_write_x1,
rec y1 => rec write y1, rec z1 => rec write z1,
color => rec_write_color, rgb => ru rgb 12);
       pixel ram_12 : entity work.pixel_ram
       port map (clk => clock, we => write_pixels, write_a => pixel_write_address,
read a => pixel read address,di => ru rgb 12, do => read 12);
       ray unit 13 : entity work.ray unit
       port map (clk => clock, col_base => col_base13, row => current_row,
col_offset => write_col_offset,cam_co_ord_x => camera_x,
 cam co ord y \Rightarrow camera y, cam co ord z \Rightarrow camera z,
                new pixel => new pixel, new rectangle => new rectangle,
done => ru_done_13, done_rectangles => done_rectangles,
rec x0 \Rightarrow rec write x0, rec y0 \Rightarrow rec write y0,
rec z0 \Rightarrow rec write z0, rec x1 \Rightarrow rec write x1,
rec y1 => rec write y1, rec z1 => rec write z1,
color => rec write color, rgb => ru rgb 13);
       pixel ram 13 : entity work.pixel ram
       port map (clk => clock, we => write pixels, write a => pixel write address,
read a => pixel read address, di => ru rgb 13, do => read 13);
       ray unit 14 : entity work.ray unit
       port map (clk => clock, col base => col base14, row => current row,
col offset => write col offset, cam co ord x => camera x,
cam co ord y \Rightarrow camera y, cam co ord z \Rightarrow camera z,
new pixel => new pixel, new rectangle => new rectangle,
done => ru_done_14, done_rectangles => done_rectangles,
rec_x0 => rec_write_x0, rec_y0 => rec_write_y0,
rec z0 => rec_write_z0, rec_x1 => rec_write_x1,
rec y1 => rec write y1, rec z1 => rec write z1,
color => rec write color, rgb => ru rgb 14);
       pixel ram 14 : entity work.pixel ram
       port map (clk => clock, we => write pixels, write a => pixel write address,
read a => pixel read address,
        di => ru rgb 14, do => read 14);
       ray_unit_15 : entity work.ray_unit
       port map (clk => clock, col_base => col_base15, row => current_row,
col offset => write col offset, cam co ord x => camera x,
     cam co ord y = x camera y, cam co ord z = x camera z,
                 new pixel => new pixel, new rectangle => new rectangle,
done => ru_done_15, done_rectangles => done_rectangles,
rec x0 => rec_write_x0, rec_y0 => rec_write_y0,
rec_z0 => rec_write_z0, rec_x1 => rec_write_x1,
rec_y1 => rec_write_y1, rec_z1 => rec_write_z1,
color => rec write color, rgb => ru rgb 15);
       pixel ram 15 : entity work.pixel ram
       port map (clk => clock, we => write_pixels, write a => pixel write address,
read a => pixel read address, di => ru rgb 15, do => read 15);
       ray unit 16 : entity work.ray unit
```

```
port map (clk => clock, col base => col base16, row => current row,
 col offset \Rightarrow write col offset, cam co ord x \Rightarrow camera x,
 cam co ord y \Rightarrow camera y, cam co ord z \Rightarrow camera z,
          new pixel => new pixel, new_rectangle => new_rectangle,
 done => ru_done_16, done_rectangles => done_rectangles,
 rec_x0 => rec_write_x0, rec_y0 => rec_write_y0,
 rec z0 => rec write z0, rec x1 => rec write x1,
     rec y1 => rec write y1, rec z1 => rec write z1,
 color => rec write color, rgb => ru rgb 16);
        pixel ram 16 : entity work.pixel ram
        port map (clk => clock, we => write pixels, write a => pixel write address,
 read_a => pixel_read_address,di => ru_rgb_16, do => read_16);
        ray_unit_17 : entity work.ray_unit
        port map (clk => clock, col base => col base17, row => current row,
     col offset \Rightarrow write col offset, cam co ord x \Rightarrow camera x,
      cam co ord y \Rightarrow camera y, cam co ord z \Rightarrow camera z,
         new pixel => new pixel, new rectangle => new rectangle,
 done => ru_done_17, done_rectangles => done_rectangles,
rec x0 \Rightarrow rec write x0, rec y0 \Rightarrow rec write y0,
 rec z0 => rec write z0, rec x1 => rec write x1,
 rec y1 => rec write y1, rec z1 => rec write z1,
 color => rec_write_color, rgb => ru rgb 17);
        pixel ram 17 : entity work.pixel ram
        port map (clk => clock, we => write pixels, write a => pixel write address,
     read_a => pixel_read_address,di => ru_rgb_17, do => read_17);
        ray unit 18 : entity work.ray unit
        port map (clk => clock, col base => col base18, row => current row,
 col offset => write col offset, cam co ord x => camera x,
 cam_co_ord_y => camera_y, cam_co_ord_z => camera_z,
 new pixel => new pixel, new rectangle => new rectangle,
 done => ru done 18,done rectangles => done rectangles,
 rec_x0 => rec_write_x0, rec_y0 => rec_write_y0,
 rec z0 => rec write_z0, rec_x1 => rec_write_x1,
                 rec y1 => rec write y1, rec z1 => rec write z1,
 color => rec write color, rgb => ru rgb 18);
        pixel_ram_18 : entity work.pixel_ram
        port map (clk => clock, we => write pixels, write a => pixel write address,
      read a => pixel read address,di => ru rgb 18, do => read 18);
        ray unit 19 : entity work.ray unit
        port map (clk => clock, col base => col base19, row => current row,
 col offset => write col offset, cam co ord x => camera x,
 cam_co_ord_y => camera_y, cam_co_ord_z => camera_z,
 new_pixel => new_pixel, new_rectangle => new_rectangle,
 done => ru_done_19, done_rectangles => done_rectangles,
 rec x0 \Rightarrow rec write x0, rec y0 \Rightarrow rec write y0,
 rec z0 => rec write z0, rec x1 => rec write x1,
 rec y1 => rec write y1, rec z1 => rec write z1,
 color => rec write color, rgb => ru rgb 19);
        pixel_ram_19 : entity work.pixel_ram
        port map (clk => clock, we => write pixels, write a => pixel write address,
 read a => pixel read address, di => ru rgb 19, do => read 19);
        col base0 <= "1011000000"; col base1 <= "1011100000"; col base2 <= "1100000000";
        col base3 <= "110010000"; col base4 <= "110100000"; col base5 <= "110110000";
        col base6 <= "111000000"; col base7 <= "1110100000"; col base8 <= "1111000000";
        col base9 <= "111110000"; col base10 <= "000000000"; col base11 <=
"000010000";
        col base12 <= "000100000"; col base13 <= "000110000"; col base14 <=
"001000000";
        col base15 <= "001010000"; col base16 <= "001100000"; col base17 <=
        col base18 <= "010000000"; col base19 <= "010010000";</pre>
end caster;
```

## core\_math.vhd

```
library ieee;
use ieee.std logic 1164.all;
use ieee.numeric std.all;
-- return a + b * ( c - d ) / e
-- [0 to 255] + [-80 to 79] * ( [0 to 255] - [-80 to 79]) / [-80 to 79]
entity core math is
        port (
                signal clk : in std logic;
                signal reset : in std logic;
                signal a, c, d : in unsigned (8 downto 0) := (others => '0');
                signal b, e : in signed (8 downto 0) := (others => '0');
                signal result : out unsigned (8 downto 0) := (others => '0');
                signal done : out std logic := '0' -- active high
        );
end core math;
architecture math of core math is
    signal done sig : std logic := '0';
        signal div reset : std logic := '0';
        signal div done : std logic := '0';
        signal div result : signed (17 downto 0) := (others => '0');
        signal numerator wire : signed (17 downto 0) := (others => '0');
        constant INFINITE : unsigned (8 downto 0) := "0111111111";
        constant INFINITE INT : integer := 255;
begin
        done <= done sig;
        compute core math : process(clk)
                variable cMinusD : signed (8 downto 0) := (others => '0');
                variable numerator : signed (17 downto 0) := (others => '0');
        begin
                if rising edge(clk) then
                         if (reset = '1') then
                                 result <= "000000000";
                                 if e = "000000000" then
                                         done sig <= '1';
                                         result <= INFINITE;
                                 else
                                         done sig <= '0';</pre>
                                         cMinusD := signed(c) - signed(d);
                                         numerator := cMinusD * b;
                                         numerator wire <= numerator;</pre>
                                         div reset <= '1';</pre>
                                 end if;
                         else
                                 div reset <= '0';</pre>
                                 if div done = '1' and done sig = '0' then
                                         result <= INFINITE;</pre>
                                         if div result(17) = '0' and (div result(16) =
'1' or div result(15) = '1') then
                                         else
                                                  -- If we move backwards and the slope
is negative,
                                                  -- or if we move forwards and the
slope is positive, good.
                                                  -- In other words, rays can't reverse.
                                                  if div result = "00000000000000000"
or
(div result(17) = '1' and b(8) = '1') or
(div result(17) = '0' and b(8) = '0') then
```

```
numerator :=
signed("000000000" & a) + div result;
                                                           if numerator(17) = '1' or
numerator(16) = '1' or numerator(15) = '1'
                                                                   or numerator (14) = '1'
or numerator(13) = '1' or numerator(12) = '1'
                                                                   or numerator(11) = '1'
or numerator(10) = '1' or numerator(9) = '1'
                                                                   or numerator(8) = '1'
then
                                                           else
                                                                   result <=
unsigned(numerator(8 downto 0));
                                                           end if;
                                                  end if;
                                          end if;
                                          done sig <= '1';</pre>
                                 end if;
                         end if;
                 end if;
        end process;
        Divider: entity work.divider
        port map (
                clk => clk
                reset => div_reset,
                numerator => numerator wire,
                 denominator => e,
                result => div result,
                done => div done
        );
end math;
```

#### divider.vhd

```
library ieee;
use ieee.std logic 1164.all;
use ieee.numeric std.all;
entity divider is
        port (
                clk : in std logic;
                reset : in std logic;
                numerator : in signed (17 downto 0) := (others => '0');
                denominator : in signed (8 downto 0) := (others => '0');
                result : out signed (17 downto 0) := (others => '0');
                done : out std logic := '0'
        );
end entity divider;
architecture rtl of divider is
begin
        process(clk, reset)
                variable counter : unsigned (4 downto 0) := (others => '0');
                variable negative : std_logic := '0';
                variable pos_numerator : signed (17 downto 0) := (others => '0');
                variable pos denominator : signed (8 downto 0) := (others => '0');
                variable numerator var : unsigned (25 downto 0) := (others => '0');
                variable denominator var : unsigned (25 downto 0) := (others => '0');
                variable result shift : signed (17 downto 0) := (others => '0');
```

```
variable subtract var : signed (25 downto 0) := (others => '0');
        begin
                if reset = '1' then
                        negative := '0';
                        pos numerator := numerator;
                        if numerator(17) = '1' then
                                negative := '1';
                                 pos numerator := not(numerator) + 1;
                        end if;
                        pos denominator := denominator;
                        if denominator(8) = '1' then
                                 if negative = '1' then
                                         negative := '0';
                                 else
                                         negative := '1';
                                 end if;
                                pos denominator := not(denominator) + 1;
                        end if;
                        numerator var := "00000000" & unsigned(pos numerator);
                        denominator var := "0000" & unsigned(pos denominator) &
"0000000000000";
                        result shift := (others => '0');
                        done <= '0';
                        counter := "01110";
                elsif rising edge(clk) then
                        if counter /= "00000" then
                                 for i in 1 to 2
                                 loop
                                         subtract var := signed(numerator var) -
signed(denominator var);
                                         if subtract var(25) = '1' then
                                                 result shift(17 downto 0) :=
result shift(16 downto 0) & '0';
                                         else
                                                 result shift(17 downto 0) :=
result shift(16 downto 0) & '1';
                                                 numerator var :=
unsigned(subtract var);
                                         end if;
                                         denominator var(25 downto 0) := '0' &
denominator var(25 downto 1);
                                 end loop;
                                 counter := counter - 2;
                        end if;
                        if counter = "00000" then
                                done <= '1';
                        else
                                done <= '0';
                        end if;
                        if negative = '1' then
                                result <= not(result shift) + 1;</pre>
                        else
                                result <= result shift;
                        end if;
                end if;
        end process;
end rtl;
```

## video\_generator.vhd

```
library ieee;
use ieee.std logic 1164.all;
use ieee.numeric std.all;
entity video generator is
port(
        clock : in std logic;
        reset : in std logic;
        col to read : out unsigned (8 downto 0);
        color : in std_logic_vector(17 downto 0);
        start screen : out std logic;
        start row : out std logic;
        -- Signals for the vga chip
        vga clock,
        vga h sync,
        vga v sync,
        vga blank,
        vga sync : out std logic;
        vga r,
        vga g,
        vga b : out unsigned(9 downto 0)
);
end video generator;
architecture rtl of video generator is
        -- Video parameters
        constant HTOTAL : integer := 1600;
constant HSYNC : integer := 192;
        constant HBACK PORCH : integer := 96;
        constant HACTIVE : integer := 1280;
        constant HFRONT PORCH : integer := 32;
        constant VTOTAL : integer := 525;
constant VSYNC : integer := 2;
        constant VBACK PORCH : integer := 33;
        constant VACTIVE : integer := 480;
        constant VFRONT PORCH : integer := 10;
        -- Stuff we found out (old, was at 25mhz):
        -- In simulation:
        -- HCount 146 is the first pixel in a row
        -- HCount 786 is the pixel after the active area
        -- We start outputting video at Vcount 35
        -- We stop at Vcount 515
        -- When we look at this on the monitor, the first column is duplicated
        -- once and last column is duplicated twice.
        -- Signals for the video controller
        signal Hcount : unsigned(10 downto 0); -- Horizontal position
        signal Vcount : unsigned(9 downto 0); -- Vertical position
        signal EndOfLine, EndOfField : std logic;
        signal vga hblank, vga hsync,
    vga vblank, vga vsync : std logic; -- Sync. signals
        signal clock 25 : std logic := '0';
        signal col to read sig : unsigned (8 downto 0);
begin
        process (clock)
        begin
                if rising edge(clock) then
                        clock 25 <= not clock 25;</pre>
                end if;
        end process;
```

```
-- Horizontal and vertical counters
HCounter : process (clock)
begin
         if rising edge(clock) then
                 \overline{\text{if}} reset = '1' then
                          Hcount <= (others => '0');
                 elsif EndOfLine = '1' then
                          Hcount <= (others => '0');
                 else
                          Hcount <= Hcount + 1;</pre>
                 end if;
         end if;
end process HCounter;
EndOfLine <= '1' when Hcount = HTOTAL - 1 else '0';</pre>
VCounter: process (clock)
begin
         if rising edge(clock) then
                 \overline{\text{if}} reset = '1' then
                          Vcount <= (others => '0');
                 elsif EndOfLine = '1' then
                          if EndOfField = '1' then
                                   Vcount <= (others => '0');
                          else
                                   Vcount <= Vcount + 1;
                          end if;
                 end if;
         end if;
end process VCounter;
EndOfField <= '1' when Vcount = VTOTAL - 1 else '0';</pre>
-- State machines to generate HSYNC, VSYNC, HBLANK, and VBLANK
HSyncGen: process (clock)
begin
        if rising edge(clock) then
                 if reset = '1' or EndOfLine = '1' then
                          vga_hsync <= '1';</pre>
                 elsif Hcount = HSYNC - 1 then
                          vga hsync <= '0';</pre>
                 end if;
        end if;
end process HSyncGen;
HBlankGen : process (clock)
begin
        if rising edge(clock) then
                 \overline{\text{if}} reset = '1' then
                          vga hblank <= '1';</pre>
                 elsif Hcount = HSYNC + HBACK PORCH then
                          vga_hblank <= '0';</pre>
                 elsif Hcount = HSYNC + HBACK PORCH + HACTIVE then
                          vga hblank <= '1';</pre>
                 end if;
        end if;
end process HBlankGen;
VSyncGen: process (clock)
begin
         if rising edge(clock) then
                 if reset = '1' then
                          vga_vsync <= '1';</pre>
                 elsif EndOfLine ='1' then
                          if EndOfField = '1' then
                                   vga vsync <= '1';</pre>
                          elsif Vcount = VSYNC - 1 then
                                   vga vsync <= '0';</pre>
```

```
end if;
                end if;
        end process VSyncGen;
        VBlankGen : process (clock)
        begin
                 if rising edge(clock) then
                         if reset = '1' then
                                 vga vblank <= '1';</pre>
                         elsif EndOfLine = '1' then
                                 if Vcount = VSYNC + VBACK PORCH - 1 then
                                         vga vblank <= '0';
                                 elsif Vcount = VSYNC + VBACK PORCH + VACTIVE - 1 then
                                         vga vblank <= '1';</pre>
                                 end if;
                         end if;
                end if;
        end process VBlankGen;
        -- Start screen and start row control signals
        start signals : process (clock)
        begin
                 if rising edge(clock) then
                         if reset = '1' then
                                 start screen <= '0';
                                 start row <= '0';
                         -- We always want to assert these signals just as soon as
we're
                         -- done with the active area of the previous row.
                         elsif Hcount = HSYNC + HBACK PORCH + HACTIVE + 1 then
                                 if Vcount = VSYNC + VBACK PORCH - 1 then
                                         start screen <= '1';
                                 else
                                         start_screen <= '0';
                                 end if;
                                 -- only start a new row of ray tracing every other
screen row
                                 -- to expand 240 rows of ray traced data 480 rows on
screen.
                                 if Vcount(0) = '0'
                                    and Vcount >= VSYNC + VBACK PORCH
                                    and Vcount < VSYNC + VBACK PORCH + VACTIVE then
                                          start_row <= '1';
                                 else
                                         start row <= '0';
                                 end if;
                         else
                                 start screen <= '0';
                                 start row <= '0';
                         end if;
                end if;
        end process start signals;
        -- Column that we want to read from the line buffer
        column : process (clock)
        begin
                 if rising edge(clock) then
                         \overline{\text{if}} reset = '1' then
                                 col_to_read_sig <= (others => '0');
                         elsif Hcount = HSYNC + HBACK PORCH then
                                 col to read sig <= (others => '0');
                         -- only increase the col every other pixel to expand 320
pixels in
                         -- memory to 640 pixels on screen.
```

end if;

```
-- divide by another factor of two since hoount is now running
at
                          -- twice the vga clock speed.
                          elsif Hcount(1 downto 0) = "00" then
                                  col to read sig <= col to read sig + "000000001";</pre>
                          end if;
                 end if;
        end process column;
        col to read <= col to read sig;</pre>
        -- Final video out
        -- TODO do we need to ensure we always send out white so it gets the right
        -- levels or something?
        VideoOut : process (clock, reset)
        begin
                 if reset = '1' then
                          vga r <= "0000000000";</pre>
                          vga_g <= "0000000000";</pre>
                          vga b <= "0000000000";
                 elsif rising edge(clock) then
                          if vga hblank = '1' or vga vblank = '1' then
                                  vga r <= "0000000000";
                                  vga g <= "0000000000";
                                  vga b <= "0000000000";
                          else
                                  vga r <= unsigned(color(17 downto 12)) & "0000";</pre>
                                  vga_g <= unsigned(color(11 downto 6)) & "0000";</pre>
                                  vga b <= unsigned(color(5 downto 0)) & "0000";</pre>
                          end if:
                 end if;
        end process VideoOut;
        vga clock <= clock 25;
        vga h sync <= not vga hsync;</pre>
        vga v sync <= not vga_vsync;</pre>
        vga sync <= '0';
        vga blank <= not (vga hsync or vga vsync);</pre>
end rtl;
```

# pixel ram.vhd

```
library ieee;
use ieee.std logic 1164.all;
use ieee.numeric std.all;
entity pixel ram is
        port (
                clk : in std logic := '0';
                we : in std \overline{logic} := '0'; -- write enabled
                write a, read a : in unsigned(4 downto 0) := (others => '0');
                di : in unsigned(17 downto 0) := (others => '0'); -- data in
                do : out unsigned(17 downto 0) := (others => '0') -- data out
        );
end pixel ram;
architecture rtl of pixel ram is
        type ram_type is array (31 downto 0) of unsigned(17 downto 0);
        signal RAM : ram_type := (others => "00000000000000000");
        signal read a s : unsigned(4 downto 0) := (others => '0');
begin
        process (clk)
        begin
```

## pixel\_ram\_tester.vhd

```
library ieee;
use ieee.std logic 1164.all;
use ieee.numeric std.all;
entity pixel ram tester is
end pixel ram tester;
architecture pr test of pixel ram tester is
        signal clk : std logic := '0';
        signal we : std logic := '0';
                                                                     -- write enabled
        signal write a, read a : unsigned(4 downto 0) := (others => '0');
        signal di : unsigned(17 downto 0) := (others => '0'); -- data in
signal do : unsigned(17 downto 0) := (others => '0'); -- data out
        constant VAL 1 : unsigned(17 downto 0) := "1010100010101010101";
        constant VAL 2 : unsigned(17 downto 0) := "110101001000001010";
        constant VAL 3 : unsigned(17 downto 0) := "0001010101010101111";
        constant VAL 4 : unsigned(17 downto 0) := "1111111111000000000";
        constant VAL 5 : unsigned(17 downto 0) := "0001010101011111101";
begin
        process
        begin
                 loop
                         wait for 10 ns;
                          clk <= '1';
                          wait for 10 ns;
                          clk <= '0';
                 end loop;
        end process;
        pixel ram instance : entity work.pixel ram port map (
                 clk => clk,
                 we => we,
                 write a => write a,
                 read a => read a,
                 di => di,
                 do => do
        );
        process
        begin
                 write a <= "00000"; di <= VAL 1; we <= '1';
                 wait for 20 ns;
                 we <= '0'; read a <= "00000";
                 wait for 20 ns;
                 assert do = VAL_1 report "First" severity error;
                 write a <= "00001"; di <= VAL 2; we <= '1';</pre>
                 wait for 20 ns;
                 write a <= "00010"; di <= VAL 3;</pre>
                 wait for 20 ns;
```

```
write_a <= "00011"; di <= VAL_4; read_a <= "00010";
wait for 20 ns;
we <= '0';
assert do = VAL_3 report "Second" severity error;
read_a <= "00000";
wait for 20 ns;
assert do = VAL_1 report "Third" severity error;
report "NONE. End of simulation." severity failure;
end process;</pre>
```

-----

### ray\_unit\_tester.vhd - this was generated by the c prototype.

```
library ieee;
use ieee.std logic 1164.all;
use ieee.numeric std.all;
entity ray unit tester is
end ray unit tester;
architecture ray test of ray unit tester is
    signal clk : std logic := '0';
    signal col base : signed (8 downto 0) := (others => '0');
  -- should be one of these: -160, -150, \dots , -10, 0, 10, \dots , 150
    signal row: signed (8 downto 0) := (others => '0'); -- should start at 189 and go
down to -50
    signal col offset : unsigned (3 downto 0) := (others => '0'); -- should start at 0
and go to 9
   signal cam_co_ord_x, cam_co_ord_y, cam_co_ord_z : unsigned (8 downto 0) := (others
=> 'O');
  -- coordinates of the camera
    -- control signals
    signal new pixel : std logic := '0'; -- assert for 1 cycle when starting a new
    signal new rectangle : std logic := '0'; -- assert for 1 cycle with each new
rectangle
    signal done : std logic := '0'; -- active high. Wait for this signal after you
assert new rectangle
    signal done rectangles : std logic := '0'; -- assert for 1 cycle when you finish
all the rectangles
    -- rectangles are 7 bytes. x,y,z for corners 1 and 2, and 1 byte for color.
    signal rec x0, rec y0, rec z0, rec x1, rec y1, rec z1 : unsigned (8 downto 0) :=
(others => '0');
    signal color : unsigned (5 downto 0) := (others => '0');
    -- color output
    -- this is the final result.
    signal red, green, blue : unsigned (5 downto 0) := (others => '0');
    unit: entity work.ray unit port map (
       clk => clk,
        col base => col_base,
        row => row
        col offset => col offset,
        cam co ord x \Rightarrow cam co ord x,
```

```
cam co ord y => cam co ord y,
        cam co ord z \Rightarrow cam co ord z,
        new pixel => new pixel,
        new rectangle => new rectangle,
        done => done,
        done rectangles => done rectangles,
        rec x0 => rec x0,
        rec y0 => rec y0,
        rec z0 => rec z0,
        rec x1 => rec x1,
        rec y1 => rec y1,
        rec z1 => rec_z1,
        color => color,
        red => red,
        green => green,
        blue => blue
    );
    process
    begin
        loop
            wait for 10 ns;
             clk <= '1';
            wait for 10 ns;
             clk <= '0';
        end loop;
    end process;
    process
    begin
        cam co ord x <= "000000000"; cam co ord y <= "0100000000"; cam co ord z <=
"000011001";
        col base <= "101100000"; row <= "111011110"; col offset <= "0001";
        new pixel <= '1'; wait for 20 ns; new pixel <= '0';</pre>
        rec x0 <= "000000000"; rec y0 <= "000000000"; rec z0 <= "0000000000";
        rec x1 <= "011001000"; rec y1 <= "011001000"; rec z1 <= "0000000000";
        color <= "111100"; new rectangle <= '1'; wait for 20 ns;</pre>
        new rectangle <= '0'; wait until done = '1'; wait for 20 ns;</pre>
        rec x0 <= "000110010"; rec y0 <= "000000000"; rec z0 <= "0000000000";
        rec x1 <= "000110010"; rec y1 <= "001100100"; rec z1 <= "0111111110";
        color <= "110000"; new rectangle <= '1'; wait for 20 ns;</pre>
        new rectangle <= '0'; wait until done = '1'; wait for 20 ns;</pre>
        done rectangles <= '1'; wait for 20 ns; done rectangles <= '0';</pre>
        rec_x0 <= "000000000"; rec_y0 <= "000000000"; rec_z0 <= "000000000";</pre>
        \text{rec x1} \leftarrow \text{"011001000"}; \text{rec y1} \leftarrow \text{"011001000"}; \text{rec z1} \leftarrow \text{"0000000000"};
        color <= "111100"; new rectangle <= '1'; wait for 20 ns;</pre>
        new rectangle <= '0'; wait until done = '1'; wait for 20 ns;</pre>
        rec x0 <= "000110010"; rec y0 <= "000000000"; rec z0 <= "0000000000";
        rec x1 <= "000110010"; rec y1 <= "001100100"; rec z1 <= "0111111110";
        color <= "110000"; new rectangle <= '1'; wait for 20 ns;</pre>
        new_rectangle <= '0'; wait until done = '1'; wait for 20 ns;</pre>
        done_rectangles <= '1'; wait for 20 ns; done rectangles <= '0';</pre>
        assert red = "011111" report "red 011111 (-159, -34) or (319, 224)" severity
error;
        assert green = "011111" report "green 011111 (-159,-34) or (319,224)" severity
error;
        assert blue = "000101" report "blue 000101 (-159, -34) or (319, 224)" severity
error;
        -- Repeat with 300 more tests.
        -- About 7,000 lines later ...
        report "Don't worry, it's just the end of the simulation." severity failure;
    end process;
```

\_\_\_\_\_\_

### divider\_tester.vhd

```
library ieee;
use ieee.std logic 1164.all;
use ieee.numeric std.all;
entity divider_tester is
end divider tester;
architecture test of divider tester is
        signal clk : std logic := '0';
        signal reset : std logic := '0';
        signal numerator : signed(17 downto 0) := (others => '0');
        signal denominator : signed(8 downto 0) := (others => '0');
        signal result : signed(17 downto 0) := (others => '0');
        signal done : std logic := '0';
begin
        divider instance: entity work.divider port map (
                 clk => clk,
                 reset => reset,
                 numerator => numerator,
                 denominator => denominator,
                 result => result,
                done => done
        );
        process
        begin
                 loop
                         wait for 10 ns;
                         clk <= '1';
                         wait for 10 ns;
                         clk <= '0';
                 end loop;
        end process;
        process
        begin
                numerator <= "00" & x"0001";
                 denominator <= "0" & x"01";</pre>
                 reset <= '1'; wait for 20 ns;</pre>
                 reset <= '0'; wait for 400 ns;
                 assert result = "00" & x"0001" report "1 / 1 wrong" severity error;
                numerator <= "00" & x"0010";</pre>
                 denominator <= "0" & x"10";</pre>
                reset <= '1'; wait for 20 ns;
                reset <= '0'; wait for 400 ns;
                 assert result = "00" & x"0001" report "16 / 16 wrong" severity error;
                numerator <= "00" & x"0010";</pre>
                denominator <= "0" & x"08";
                 reset <= '1'; wait for 20 ns;</pre>
                 reset <= '0'; wait for 400 ns;
                 assert result = "00" & x"0002" report "16 / 8 wrong" severity error;
                 numerator <= "00" & x"0010";</pre>
                 denominator <= "0" & x"03";
                 reset <= '1'; wait for 20 ns;</pre>
                 reset <= '0'; wait for 400 ns;
                 assert result = "00" & x"0005" report "16 / 3 wrong" severity error;
                 numerator <= "00" & x"0344";
                 denominator <= "0" & x"2D";
```

```
reset <= '1'; wait for 20 ns;
reset <= '0'; wait for 400 ns;
assert result = "00" & x"0012" report "836 / 45 wrong" severity error;
report "NONE. End of simulation." severity failure;
end process;
end test;</pre>
```

-----

## RayTracer.c - C prototype

```
#include <stdio.h>
#include <stdlib.h>
#include "vision utilities/vision utilities.c"
/*** The Scene ***/
const int RECTANGLES = 6;
const int ROWS = 240;
const int COLS = 320;
const int CAMERA X SLOPE = 50;
const int CAMERA X = 231, CAMERA Y = 171, CAMERA Z = 10;
const int INFINITE = 255;
        Rectangle 0 1
                                 2
                                          3 4 5 6
7 8
int recCorner1X[] = {0, 254,
                              241, 241, 241, 200, 125,125,
125};
int recCorner1Y[] = {0,
                        0,
                                 161,
                                        161,
                                                161,
                                                       50,
                                                              75, 75,
75};
int recCorner1Z[] = {0,
                       0,
                                1,
                                         11,
                                                21,
                                                      254,
                                                             50, 50,
50};
21,
int recCorner2Z[] = {0,
                       254,
                               1,
                                      11,
                                                     251,
                                                            75, 50,
75};
int recRed[] = {255, 0,
                               0,
                                      0, 0,
                                                           255,
0, 255};
int recGreen[] = {255,     0,     255,     255,     255,     0,
                                                            0, 255,
255};
                 {0, 255, 0,
int recBlue[] =
                                           0,
                                                   0,
                                                           255,
255, 255, 255};
int forInverting[9];
void IntToArray(int toSet) {
   int mult = 256; int index = 0;
   for (index = 0; index < 9; index ++) {
      if (toSet >= mult) {
         forInverting[index] = 1;
          toSet -= mult;
      } else {
         forInverting[index] = 0;
      mult \neq 2;
   }
void PrintIntInBinary(int toPrint, int digits) {
   int index = 0;
   if (toPrint < 0) {</pre>
      toPrint *=-1;
      IntToArray(toPrint - 1);
      for (index = 0; index < 9; index ++) {</pre>
          forInverting[index] = (forInverting[index] + 1) % 2;
```

```
}
    } else {
        IntToArray(toPrint);
    for (index = 9 - digits; index < 9; index ++) {</pre>
        printf("%d", forInverting[index]);
/*** Intersection ***/
int MathCore(int start, int slope, int known, int startKnown, int knownSlope) {
    int coreValue = 10;
    if (knownSlope == 0) {
        coreValue = INFINITE;
    } else {
        // uncomment for interesting effects
        int returnValue = (start + slope * (known - startKnown) / knownSlope); // %
INFINITE;
        if (returnValue > INFINITE || returnValue < 0) {</pre>
            coreValue = INFINITE;
        } else if ((slope <= 0 && returnValue <= start) || (slope >= 0 && returnValue
>= start)) {
            coreValue = returnValue;
        } else {
            coreValue = INFINITE;
    return coreValue;
int red, green, blue; // color of intersection
int intersectX, intersectY, intersectZ; // point of intersection
int reflectX, reflectY, reflectZ; // direction of reflection
void SetIntersection(int xStart, int yStart, int zStart, int xSlope, int ySlope, int
zSlope) {
    blue = 0;
    red = 0; qreen = 0;
    if (zSlope \geq -50) {
        blue = zSlope + 50; // Background color
    intersectX = INFINITE; intersectY = INFINITE; intersectZ = INFINITE;
    reflectX = xSlope; reflectY = ySlope; reflectZ = zSlope;
    int closestDistance = INFINITE, nextDistance;
    int x, y, z; // where the ray intersects the plane through this rectangle
    int rec;
    for (rec = 0; rec < RECTANGLES; rec ++) {</pre>
        if (recCorner1X[rec] == recCorner2X[rec]) {
            x = recCorner1X[rec];
            y = MathCore(yStart, ySlope, x, xStart, xSlope);
            z = MathCore(zStart, zSlope, x, xStart, xSlope);
        } else if (recCorner1Y[rec] == recCorner2Y[rec]) {
            y = recCorner1Y[rec];
            x = MathCore(xStart, xSlope, y, yStart, ySlope);
            z = MathCore(zStart, zSlope, y, yStart, ySlope);
        } else if (recCorner1Z[rec] == recCorner2Z[rec]) {
            z = recCorner1Z[rec];
            x = MathCore(xStart, xSlope, z, zStart, zSlope);
            y = MathCore(yStart, ySlope, z, zStart, zSlope);
            printf("Rectangle %d is not parallel to x = 0, y = 0, or z = 0", rec);
            exit(1);
        // Is the intersection inside our coordinate system?
        if (x \ge 0 \&\& x < INFINITE \&\& y \ge 0 \&\& y < INFINITE \&\& z \ge 0 \&\& z < INFINITE
&& x != xStart) {
            // Is the intersection actually inside the rectangle?
```

```
if (
                         (x \le recCorner1X[rec] \&\& x \ge recCorner2X[rec]) \mid \mid
                         (x >= recCorner1X[rec] && x <= recCorner2X[rec])</pre>
                     ) && (
                         (y <= recCorner1Y[rec] && y >= recCorner2Y[rec]) ||
                         (y >= recCorner1Y[rec] && y <= recCorner2Y[rec])</pre>
                     ) && (
                         (z <= recCorner1Z[rec] && z >= recCorner2Z[rec]) | |
                         (z >= recCorner1Z[rec] && z <= recCorner2Z[rec])</pre>
                 ) {
                 // Is the intersection closer than the previous closest?
                 if (x < xStart) {</pre>
                     nextDistance = xStart - x;
                 } else {
                     nextDistance = x - xStart;
                 if (nextDistance < closestDistance) {</pre>
                     closestDistance = nextDistance;
                     red = recRed[rec]; green = recGreen[rec]; blue = recBlue[rec];
                     intersectX = x; intersectY = y; intersectZ = z;
                     reflectX = xSlope; reflectY = ySlope; reflectZ = zSlope;
                     if (recCorner1X[rec] == recCorner2X[rec]) {
                         reflectX *= -1;
                     } else if (recCorner1Y[rec] == recCorner2Y[rec]) {
                         reflectY *= -1;
                     } else if (recCorner1Z[rec] == recCorner2Z[rec]) {
                         reflectZ *= -1;
                 }
            }
        }
    }
void PrintSingleCoord(int value, int location) {
    // for buffered line generator tester.vhd
    /* printf("\t\telsif rect memory address delayed = \"");
    PrintIntInBinary(location, 8);
    printf("\" then\n\t\trect memory data <= \"");</pre>
    PrintIntInBinary(value, 8);
    printf("\";\n"); */
    // for ray tracer avalon module tester.vhd
    printf("\t\taddress <= \"");</pre>
    PrintIntInBinary(location + 3, 7);
    printf("\"; writedata <= \"00000000");</pre>
    PrintIntInBinary(value, 8);
    printf("\"; write <= '1'; wait for 20 ns; write <= '0'; wait for 20 ns;\n");</pre>
/*** Run the ray trace ***/
void PrintRecCoord(int index) {
    int baseLocation = 7 * index;
    PrintSingleCoord(recCorner1X[index], baseLocation);
    PrintSingleCoord(recCorner1Y[index], baseLocation + 1);
    PrintSingleCoord(recCorner1Z[index], baseLocation + 2);
    PrintSingleCoord(recCorner2X[index], baseLocation + 3);
    PrintSingleCoord(recCorner2Y[index], baseLocation + 4);
    PrintSingleCoord(recCorner2Z[index], baseLocation + 5);
    int colorValue = 0;
    if (recRed[index] == 255) { colorValue += 3 * 4 * 4; }
    if (recGreen[index] == 255) { colorValue += 3 * 4; }
    if (recBlue[index] == 255) { colorValue += 3; }
    PrintSingleCoord(colorValue, baseLocation + 6);
```

```
const int TEST PIXEL SPACE = 29;
int main() {
    ImageColor newImg;
    int rec, col, row;
    setSizeColor(&newImg, ROWS, COLS);
    setColorsColor(&newImg, 255);
    int imageRow, imageColumn;
    int currentRed, currentGreen, currentBlue;
    int shouldPrint = 0;
    int i;
    for (i = 0; i < 6; i ++) {</pre>
       PrintRecCoord(i);
    }
    printf("\n\t\tcamera x => \"");
    PrintIntInBinary(CAMERA X, 9);
    printf("\", camera_y => \"");
   PrintIntInBinary(CAMERA_Y, 9);
   printf("\", camera z => \"");
    PrintIntInBinary(CAMERA Z, 9);
   printf("\", \n\n");
    for (row = ROWS - 50; row > -50; row --) {
        imageRow = ROWS - (row + 50);
        shouldPrint = 0;
        /* printf("\t\twait until done = '1'; row <= \"");</pre>
        PrintIntInBinary(row - 1, 9);
        printf("\";\n");*/
        if (imageRow % 10 == 0 && imageRow != 0) {
            shouldPrint = 1;
        for (col = - COLS / 2; col < COLS / 2; col ++) {</pre>
            imageColumn = col + COLS / 2;
            SetIntersection(CAMERA X, CAMERA Y, CAMERA Z, CAMERA X SLOPE, col, row);
            currentRed = red / 2; currentGreen = green / 2; currentBlue = blue / 2;
            // better saturation
            // currentRed = 3 * red / 4; currentGreen = 3 * green / 4; currentBlue = 3
* blue / 4;
            // 1 reflection
            SetIntersection(intersectX, intersectY, intersectZ, reflectX, reflectY,
reflectZ);
            currentRed += red / 4; currentGreen += green / 4; currentBlue += blue / 4;
            currentRed = 4 * (currentRed / 4);
            currentGreen = 4 * (currentGreen / 4);
            currentBlue = 4 * (currentBlue / 4);
            setPixelColor(&newImg, imageRow, imageColumn, currentRed, currentGreen,
currentBlue);
            /* if (shouldPrint == 1) {
                printf("\t\tscreen col to read <= \"");</pre>
                PrintIntInBinary(imageColumn, 9);
                printf("\"; wait for 40 ns;\n");
                if (imageColumn > 0) {
                    printf("\t\tassert screen col color = \"");
                    PrintIntInBinary(currentRed / 4, 6);
                    PrintIntInBinary(currentGreen / 4, 6);
                    PrintIntInBinary(currentBlue / 4, 6);
                    printf("\" report \"row %d, col %d r,g,b = %d, %d, %d\" severity
error; \n",
                        row, col, currentRed / 4, currentGreen / 4, currentBlue / 4);
```

```
}
printf("\t\twait until done = '1';\n");
writeImageColor(&newImg, "RayTrace.pmg");

for (i = 0; i < 30; i ++) {
    printf("\t\telsif screen_col < %d then\n\t\t\tread_c_o_temp
:= screen_col - %d;\n\t\t\tcolor := read_%d;\n", (i + 1) * 11, i * 11, i);
}

for (i = 0; i < 30; i ++) {
    printf("col_base%d <= \"", i);
    PrintIntInBinary(i * 11 - 160, 9);
    printf("\"; ", i);
}
return 0;
}
</pre>
```

#### main.c - Control program which ran on the nios

```
#include <stdio.h>
#include <system.h>
#include <io.h>
#include "altera_ps2/alt_up_ps2_port.h"
#include "altera ps2/ps2 keyboard.h"
#include "raytracer.h"
#include "simulations.h"
void DontCrash();
/**
 * Returns 0 on success, 1 on failure.
**/
int init keyboard() {
    PS2 DEVICE ps2 mode;
    printf("Initializing keyboard.\n");
    clear FIFO();
    ps2 mode = get mode();
    if (ps2 mode != PS2 KEYBOARD) {
        printf("Error: Didn't detect keyboard.\n");
        return 1;
    return 0;
int simulation = 0;
alt u8 LatestKey() {
    KB CODE TYPE kb decode mode;
    alt u8 key;
    int ps2 status;
    ps2 status = read_make_code_no_block(&kb_decode_mode, &key);
    if (ps2 status == PS2 NOT READY) {
        return 0x00;
    } else if (ps2_status == PS2_ERROR) {
        printf("Error reading from ps2 port.\n");
    } // If we get here, ps2_status == PS2 SUCCESS
    if (KB_1_DOWN == key) {
```

```
simulation = HOT POTATO;
    } else if (KB 2 DOWN == key) {
        simulation = BOUNCING SQUARE;
    } else if (KB 3 DOWN == key) {
        simulation = FLASHING CUBES;
    } else if (KB 4 DOWN == key) {
        simulation = DRIVING;
    } else if (KB ESC DOWN == key) {
        simulation = DONE;
    } else if (KB 5 DOWN == key) {
        simulation = DONT CRASH;
   printf("Got key %x\n", key);
    return key;
}
int direction(current, min, max, location) {
    if ((location <= min && current < 0) || (location >= max && current > 0)) {
        current *=-1;
    }
   return current;
}
void BouncingSquare() {
    write_rect(0, 0, 0, 0, 254, 254, 0, rgb to color(3, 3, 3));
   int thirds = 0, move = 0, left = 0, left direction = 1, front = 0, front direction
= 1, top = 0, top direction = 1;
   int rectangleWidth = 50;
    while (BOUNCING SQUARE == simulation) {
        LatestKey();
        if (thirds == 0) {
            write rect(1, front, left, top, front, rectangleWidth + left,
rectangleWidth + top, rgb to color(3, 0, 0));
            write rect(2, rectangleWidth + front, left, top, rectangleWidth + front,
rectangleWidth + left, rectangleWidth + top, rgb to color(0, 3, 0));
        } else if (thirds == 1) {
            write rect(1, front, left, top, rectangleWidth + front, rectangleWidth +
left, top, rgb_to_color(0, 0, 3));
            write rect(2, front, left, rectangleWidth + top, rectangleWidth + front,
rectangleWidth + left, rectangleWidth + top, rgb to color(3, 3, 0));
        } else if (thirds == 2) {
            write rect(1, front, left, top, rectangleWidth + front, left,
rectangleWidth + top, rgb to color(3, 0, 3));
            write rect(2, front, rectangleWidth + left, top, rectangleWidth + front,
rectangleWidth + left, rectangleWidth + top, rgb to color(0, 3, 3));
        if (move % 250 == 0) {
            left direction = direction(left direction, 0, 250 - rectangleWidth, left);
            left += left direction;
        if (move % 200 == 0) {
            front direction = direction(front direction, 0, 250 - rectangleWidth,
front);
            front += front direction;
        if (move % 100 == 0) {
            top direction = direction(top direction, 0, 250 - rectangleWidth, top);
            top += top_direction;
        move = (move + 1) % 500;
        thirds = (thirds + 1) % 3;
    }
}
```

```
void FlashingColumns() {
    write rect(0, 75, 0, 0, 75, 254, 254, rgb to color(0, 0, 0));
    int fourths = 0;
    IOWR 16DIRECT(RAY TRACER AVALON MODULE INST BASE, CAM X, 5);
    int camera c = 0;
    int camera x = 0, camera dx = 1, camera y = 0, camera dy = 1,
        camera z = 0, camera dz = 1;
    while (FLASHING CUBES == simulation) {
        LatestKey();
        camera c = (camera c + 1) % 500;
        if (0 == camera c) {
            camera dx = direction(camera dx, 0, 74, camera x);
            camera x += camera dx;
            camera dy = direction(camera dy, 0, 254, camera y);
            camera y += camera dy;
            camera dz = direction(camera dz, 0, 201, camera z);
            camera z += camera dz;
            IOWR 16DIRECT(RAY TRACER AVALON MODULE INST BASE, CAM X, camera x);
            IOWR 16DIRECT(RAY TRACER AVALON MODULE INST BASE, CAM Y, camera y);
            IOWR 16DIRECT(RAY TRACER AVALON MODULE INST BASE, CAM Z, camera z);
        fourths = (fourths + 1) % 4;
        if (0 == fourths) {
            write rect(1, 40, 25, 0, 40, 50, 250, rgb to color(3, 3, 0));
            write rect(2, 40, 225, 0, 40, 200, 250, rgb to color(3, 0, 3));
        } else if (1 == fourths) {
            write rect(1, 65, 25, 0, 65, 50, 250, rgb to color(3, 3, 0));
            write_rect(2, 65, 225, 0, 65, 200, 250, rgb_to_color(3, 0, 3));
        } else if (2 == fourths) {
            write rect(1, 40, 50, 0, 65, 50, 250, raw rgb to color(3, 0, 0));
            write rect(2, 40, 200, 0, 65, 200, 250, raw rgb to color(0, 3, 0));
        } else if (3 == fourths) {
            write rect(1, 40, 25, 0, 65, 25, 250, raw rgb to color(3, 0, 0));
            write rect(2, 40, 225, 0, 65, 225, 250, raw rgb to color(0, 3, 0));
        }
    }
void Driving() {
    IOWR 16DIRECT(RAY TRACER AVALON MODULE INST BASE, CAM Z, 10);
    write rect(0, 0, 0, 0, 254, 254, 0, rgb to color(3, 3, 0));
    write rect(1, 254, 0, 0, 254, 254, 254, rgb to color(0, 0, 3));
    int camera c = 0;
    int camera x = 230, camera y = 170, camera dy = 1;
    int ship x1, ship x2, ship z = 1, ship dz = 1;
    while (DRIVING == simulation) {
        LatestKey();
        camera c = (camera c + 1) % 4000;
        if (0 == camera c) {
            ship dz = direction(ship dz, 1, 10, ship z);
            ship z += ship dz;
        if (0 == camera c % 1000) {
            camera dy = direction(camera dy, 11, 245, camera y);
            camera y += camera dy;
            IOWR 16DIRECT(RAY TRACER AVALON MODULE INST BASE, CAM Y, camera y);
        if (0 == camera c % 500) {
            camera x = (camera x + 1) % 254;
            IOWR 16DIRECT(RAY TRACER AVALON MODULE INST BASE, CAM X, camera x);
            ship x1 = camera x + 10;
            if (ship x1 > 254) \{ ship x1 = 254; \}
            ship x2 = camera x + 20;
```

```
if (ship x2 > 254) \{ ship x2 = 254; \}
            write_rect(2, ship_x1, camera_y - 10, ship_z, ship_x2, camera_y + 10,
ship z, rgb to color(0, 3, 0));
            write rect(3, ship x1, camera y - 10, ship z + 10, ship x2, camera y + 10,
ship z + 10, rgb to color(0, 3, 0));
            write rect(4, ship x1, camera y - 10, ship z + 20, ship x2, camera y + 10,
ship z + 20, rgb_to_color(0, 3, 0));
            write rect(5, 200, 50, 254, 200, 200, ship x2, rgb to color(3, 0, 3));
    }
int Abs(int value) {
    if (value < 0) { return - value; }</pre>
    return value;
int ClosestValid(int coordinate) {
    if (coordinate < 0) {
        return 0;
    } else if (coordinate > 254) {
        return 254;
    } else {
        return coordinate;
    }
}
int recX1[] = \{11, 250, 75, 10\}, recX2[] = \{0, 250\};
int recY1[] = \{128,120, 125, 100\}, recY2[] = \{0, 140\};
int recZ1[] = \{1, 120, 175, 200\}, recZ2[] = \{1, 140\};
int recR[] = \{0, 3\};
int recG[] = \{0, 0\};
int recB[] = \{3, 0\};
void RenderShipAim() {
    int i;
    for (i = 0; i < 2; i ++) {
        write rect(i,
            ClosestValid(recX1[i]), ClosestValid(recY1[i]), ClosestValid(recZ1[i]),
            ClosestValid(recX2[i]), ClosestValid(recY2[i]), ClosestValid(recZ2[i]),
            raw_rgb_to_color(recR[i], recG[i], recB[i]));
    }
}
int MoveFromD(int distance) {
    if (distance > 0) {
        return 1;
    } else if (distance < 0) {</pre>
        return -1;
    return 0;
}
int dest y = 128;
int dest z = 0;
void MoveHotPotatoShip() {
    recX1[0] = ClosestValid(recX1[0] + 1);
    if (254 \le recX1[0]) {
        recX1[0] = 0;
    recY1[0] += MoveFromD(dest y - recY1[0]);
    int z dist = dest z - recZ1[0];
    recZ1[0] += MoveFromD(z dist);
```

```
if (0 == z \text{ dist \&\& dest } z > 0) {
        dest z = 0;
    }
    recX2[0] = recX1[0] + 20;
    recY2[0] = recY1[0] + 20;
    recZ2[0] = recZ1[0];
    IOWR 16DIRECT(RAY TRACER AVALON MODULE INST BASE, CAM X, ClosestValid(recX1[0] -
    IOWR 16DIRECT(RAY TRACER AVALON MODULE INST BASE, CAM Y, ClosestValid(recy1[0] +
10));
    IOWR 16DIRECT(RAY TRACER AVALON MODULE INST BASE, CAM Z, ClosestValid(recZ1[0] +
10));
}
const int MAX MOVEMENT = 25;
int movement[] = {
    1, 0, 0, 0, 1, 0, 0, 1,
    0, 1, 0, 1, 1, 1, 0, 1, 0,
    1, 0, 0, 1, 0, 0, 0, 1};
int a dy = 0, a ddy = 0;
int a dz = 0, a ddz = 0;
void MoveAimer() {
    if (a ddy > 0) {
        recY1[1] += a dy * movement[a ddy];
        recY2[1] = recY1[1] + 20;
        a ddy --;
    if (a_ddz > 0) {
        recZ1[1] += a dz * movement[a ddz];
        recZ2[1] = recZ1[1] + 20;
        a ddz --;
    }
}
int movingBack[] = \{0, 0, 0\};
int aimX[] = \{0, 0, 0\};
int aimY[] = \{0, 0, 0\};
void MoveBullets() {
    int b;
    for (b = 0; b < 2; b ++) {
        if (1 == movingBack[b]) {
            int xs = 250 - recX1[2 + b];
            int ys = recY1[1] - recY1[2 + b];
            int zs = recZ1[1] - recZ1[2 + b];
            if (xs == 0 \&\& ys == 0 \&\& zs == 0) {
                aimX[b] = ClosestValid(recX1[0] + 50);
                aimY[b] = recY1[1];
                movingBack[b] = 0;
            } else {
                recX1[2 + b] += MoveFromD(xs);
                recY1[2 + b] += MoveFromD(ys);
                recZ1[2 + b] += MoveFromD(zs);
            }
            recX1[2 + b] += MoveFromD(aimX[b] - recX1[2 + b]);
            recY1[2 + b] += MoveFromD(aimY[b] - recY1[2 + b]);
            recZ1[2 + b] += MoveFromD(0 - recZ1[2 + b]);
        }
    }
}
void NewY(int newY) {
    dest y = newY;
```

```
dest z = Abs(recY1[0] - dest y) / 2;
}
int nextBullet = 0;
void HandleKey() {
    alt u8 key = LatestKey();
    if (0x29 == key) { // space fire
        int nb, found = 0;
        for (nb = 0; nb < 3; nb ++) {
            int anb = (nextBullet + nb) % 3;
            if (0 == found \&\& 0 == movingBack[anb]) {
                found = 1;
                movingBack[anb] = 1;
                nextBullet = (nextBullet + 1) % 3;
            }
        }
    } else {
        if (0x41 == key) \{ // a p1 \}
            NewY (20);
        else if (0x53 == key) { // s p1}
            NewY(70);
        } else if (0x44 == key) { // d p1}
            NewY (125);
        } else if (0x46 == key) \{ // f p1 \}
            NewY (175);
        } else if (0x47 == key) \{ // g p1 \}
            NewY (230);
        } else if (0x4a == key) \{ // j p2 left \}
            a_dy = -1; a_ddy = MAX_MOVEMENT;
        } else if (0x49 == key) \{ // i p2 uip \}
            a dz = 1; a ddz = MAX MOVEMENT;
        } else if (0x4b == key) \{ // k p2 down \}
            a dz = -1; a ddz = MAX MOVEMENT;
        } else if (0x4c == key) \{ // 1 p2 right \}
            a_dy = 1; a_ddy = MAX MOVEMENT;
    }
void write bullet(int b, int x1, int y1, int z1, int x2, int y2, int z2, int color) {
    write rect(b + 2, x1, y1, z1, ClosestValid(x2), ClosestValid(y2), ClosestValid(z2),
color);
}
const int BULLET W = 40;
int flash = 0;
void FlashBullets() {
    int b;
    for (b = 0; b < 2; b ++) {
        switch (flash) {
            case 0:
                write bullet(b, recX1[2 + b], recY1[2 + b], recZ1[2 + b], recX1[2 + b],
recY1[2 + b] + BULLET W, recZ1[2 + b] + BULLET W, raw rgb to color(3, 0, 3));
                break;
                write bullet(b, recX1[2 + b], recY1[2 + b], recZ1[2 + b], recX1[2 + b]
+ BULLET W, recY1[2 + b], recZ1[2 + b] + BULLET W, raw rgb to color(0, 0, 3));
                break;
            case 2:
                write bullet(b, recX1[2 + b] + BULLET W, recY1[2 + b], recZ1[2 + b],
recX1[2 + b] + BULLET W, recY1[2 + b] + BULLET W, recZ1[2 + b] + BULLET W,
raw rgb to color(3, 2, 0));
                break;
            case 3:
```

```
write bullet(b, recX1[2 + b], recY1[2 + b] + BULLET W, recZ1[2 + b],
recX1[2 + b] + BULLET W, recY1[2 + b] + BULLET W, recZ1[2 + b] + BULLET W,
raw rgb to color(0, 3, 3));
                                      break;
         flash = (flash + 1) % 4;
}
int PlayerHit() {
         int b;
         for (b = 0; b < 3; b ++) {
                   if (0 == recZ1[b + 2]) {
                            if ((recX1[0] < recX1[2 + b] \&\& recX2[0] > recX1[2 + b]) || (recX1[0] < recX1[0])
recX1[2 + b] + BULLET W && recX2[0] > recX1[2 + b] + BULLET W)) {
                                      if ((recY1[0] < recY1[2 + b]) \&\& recY2[0] > recY1[2 + b]) || (recY1[0] < recY1[0]) || (recY1[0] < recY1[0]) || (recY1[0]) || (
recY1[2 + b] + BULLET W && recY2[0] > recY1[2 + b] + BULLET W)) {
                                               return 1;
                            }
                   }
          }
         return 0;
void HotPotato() {
         int i;
          for (i = 0; i < 4; i ++) {
                   write_rect(i, 0, 0, 0, 0, 0, rgb_to_color(0, 0, 0));
         write rect(4, 0, 0, 0, 254, 254, 0, rgb to color(3, 3, 0));
         write_rect(5, 254, 0, 0, 254, 254, 254, rgb to color(0, 3, 0));
         int iteration = 0, waitForHit = 0;
         while (HOT POTATO == simulation) {
                   HandleKey();
                   if (0 == iteration % 50) {
                            MoveHotPotatoShip();
                            MoveAimer();
                           RenderShipAim();
                   if (0 == iteration % 25) {
                           MoveBullets();
                   if (0 == iteration % 10) {
                            FlashBullets();
                   iteration = (iteration + 1) % 1000;
         }
}
void Reset() {
         int i;
         for (i = 0; i < 84; ++i) {
                   IOWR 16DIRECT(RAY TRACER AVALON MODULE INST BASE, i, 255);
         IOWR 16DIRECT(RAY TRACER AVALON MODULE INST BASE, CAM X, ClosestValid(0));
         IOWR 16DIRECT(RAY TRACER AVALON MODULE INST BASE, CAM Y, ClosestValid(128));
         IOWR_16DIRECT(RAY_TRACER_AVALON_MODULE_INST_BASE, CAM_Z, ClosestValid(10));
int main() {
         init keyboard();
         printf("Program running.\n");
```

```
int done = 0;
while (0 == done) {
    Reset();
    switch (simulation) {
        case 0:
            HotPotato();
            break;
        case 1:
            BouncingSquare();
            break;
        case 2:
            FlashingColumns();
            break;
        case 3:
            Driving();
            break;
        case 4:
            done = 1;
            break;
        case 5:
            DontCrash();
            break;
        default:
            HotPotato();
            break;
    }
}
return 0;
```

------

# dontcrash.c - The demo game

}

```
#include "simulations.h"
#include "raytracer.h"
#include "altera ps2/ps2 keyboard.h"
#include <stdio.h>
// x - depth, y - left, z - top
const int cam y = 128;
void Delay() {
   int i;
    for (i = 0; i < 3000000; ++i) {}
const int car height = 5;
const int car_length = 8;
const int car width = 5;
const int car depth = 10;
int car_color;
void DrawCar(int car left) {
    // car back
    write rect(1,
               car depth, car left, 0,
               car depth, car left + car width, car height,
               car color);
    // car top
    write rect(2,
```

```
car depth, car left, car height,
               car depth + car length, car left + car width, car height,
               car color);
    // car side
    if (car left < cam y) {
        write_rect(3,
                   car depth, car left + car width, 0,
                   car depth + car length, car left + car width, car height,
                   car color);
    } else {
        write rect(3,
                   car_depth, car_left, 0,
                   car_depth + car_length, car_left, car_height,
                   car color);
   }
}
/**
 * Returns true (1) if there's any overlap between the range of numbers from a1
* to a2 and from b1 to b2. Eg: Overlap(1, 3, 2, 4) \rightarrow true and
* Overlap(1, 3, 4, 6) -> false.
int Overlap(a1, a2, b1, b2) {
   if (a1 < b1) {
        if (a2 > b1) {
            return 1;
        } else {
            return 0;
        }
    } else {
        if (a1 < b2) {
           return 1;
        } else {
           return 0;
    
            }
    }
}
void DontCrash() {
    IOWR 16DIRECT(RAY TRACER AVALON MODULE INST BASE, CAM Y, cam y);
    IOWR 16DIRECT(RAY TRACER AVALON MODULE INST BASE, CAM Z, 10);
    car color = rgb to color(0, 0, 3);
   write_rect(0, 0, 0, 0, 254, 254, 0, rgb_to_color(1, 1, 0)); // floor
    int car left = 0; // This value only here to prevent warning
    int obstacle left = 0; // This value only here to prevent warning
    int obstacle depth = 0; // This value only here to prevent warning
    alt u8 key;
    int y overlap, x overlap;
    int alive = 0;
   printf("Welcome to Don't Crash!\n");
   printf("Use A and D to move the car side to side.\n");
   printf("Don't crash into the obstacles!\n");
   printf("Press space to get started.\n");
    while (DONT CRASH == simulation) {
        // Get input
        key = LatestKey();
        if (!alive) {
            if (key == KB SPACE) {
                alive = 1;
                car left = 125;
                obstacle left = 110;
                obstacle depth = 245;
            }
            continue;
```

```
// Update world
        switch (key) {
            case KB A DOWN:
               car left--;
               break;
            case KB D DOWN:
               car left++;
               break;
        }
        obstacle depth--;
        if (obstacle depth <= 0) {
            obstacle depth = 230;
            obstacle left = car left;
        // Draw to screen
        DrawCar(car left);
        write rect(4, obstacle depth, obstacle left, 0,
                   obstacle depth, obstacle left + 5, 10, rgb to color(3, 3, 3));
        // Check for end game
        x overlap = Overlap(obstacle depth, obstacle depth,
                            car depth, car depth + car length);
        y overlap = Overlap(obstacle left, obstacle left + 5,
                            car left, car left + car width);
        if (x_overlap && y_overlap) {
            printf("You crashed! Game over.\n");
            printf("Press space to restart or a number to switch to another game. \n");
            alive = 0;
        // Call scheduler so other processes can run
        Delay();
   }
}
```

raytracer.h

```
#ifndef RAYTRACER H
#define _RAYTRACER_H_
#include <system.h>
#include <io.h>
#define CAM X 0
#define CAM Y 2
#define CAM Z 4
// r, q, and b must be at least 0 and at most 3
static alt u8 raw rgb to color(alt u8 r, alt u8 g, alt u8 b) {
   return (r \ll \overline{4} \mid \overline{g} \ll 2 \mid b);
// The compiler should optimize away this function.
static void write rect (unsigned rect num,
                       alt u8 x1, alt u8 y1, alt u8 z1,
                       alt u8 x2, alt u8 y2, alt u8 z2,
                       alt u8 color) {
    IOWR 16DIRECT(RAY TRACER AVALON MODULE INST BASE, 6 + rect num * 14, x1);
    IOWR_16DIRECT(RAY_TRACER_AVALON_MODULE_INST_BASE, 6 + rect_num * 14 + 2, y1);
    IOWR 16DIRECT(RAY TRACER AVALON MODULE INST BASE, 6 + rect num * 14 + 4, z1);
    IOWR 16DIRECT(RAY TRACER AVALON MODULE INST BASE, 6 + rect num * 14 + 6, x2);
    IOWR 16DIRECT(RAY TRACER AVALON MODULE INST BASE, 6 + rect num * 14 + 8, y2);
    IOWR 16DIRECT(RAY TRACER AVALON MODULE INST BASE, 6 + rect num * 14 + 10, z2);
    IOWR 16DIRECT(RAY TRACER AVALON MODULE INST BASE, 6 + rect num * 14 + 12, color);
```

```
// This craziness is to provide compile time range checking on the arguments to
// rgb to color.
// This can only take constants. It seems to work without compiler optimizations
// being turned on, but I don't know how.
// It works as follows:
// If one of the args is an illegal value, the expression will want to use the
// variable assertion failed. This variable is listed as extern, but we don't
// actually define it anywhere. So we'll get a linker error.
// If all the values are ok, the expression will use the part which does the
// bit manipulation. In this case, the compiler never looks at the alternative
// and the linker never sees assertion fails.
// Based on stuff from:
// http://www.embedded.com/columns/programmingpointers/164900888? requestid=1002553
#define rgb to color(r, g, b) \
    (((r) >= 0 \&\& (r) <= 3 \&\& (g) >= 0 \&\& (g) <= 3 \&\& (b) >= 0 \&\& (b) <= 3) ?
     raw rgb to color((r), (g), (b)) : \setminus
     assertion failed)
extern int assertion failed;
#endif
```

\_\_\_\_\_

#### simulations.h

```
#ifndef SIMULATIONS_H_
#define SIMULATIONS_H_
#include <io.h>
extern int simulation;
#define HOT_POTATO 0
#define BOUNCING_SQUARE 1
#define FLASHING_CUBES 2
#define DRIVING 3
#define DONE 4
#define DONT_CRASH 5
extern alt_u8 LatestKey();
#endif /*SIMULATIONS_H_*/
```

#### ps2 keyboard.c

```
#include "ps2 keyboard.h"
#include <stdio.h>
#define SCAN CODE NUM 102
// Table of scan code, make code and their corresponding values
// These data are useful for developing more features for the keyboard
//
alt u8 *key table[SCAN CODE NUM] = { "A", "B", "C", "D", "E", "F", "G", "H", "I", "J",
"K", "L", "M", "N", "O", "P", "Q", "R", "S", "T", "U", "V",
"W", "X", "Y", "Z", "0", "1", "2", "3", "4", "5", "6", "7", "8", "9", "`", "-", "=", "\\", "BKSP", "SPACE",
 "TAB", "CAPS", "L SHFT", "L CTRL", "L GUI", "L ALT", "R SHFT", "R CTRL", "R GUI", "R
ALT", "APPS", "ENTER",
"ESC", "F1", "F2", "F3", "F4", "F5", "F6", "F7", "F8", "F9", "F10", "F11", "F12",
"SCROLL", "[", "INSERT",
 "HOME", "PG UP", "DELETE", "END", "PG DN", "U ARROW", "L ARROW", "D ARROW", "R
ARROW", "NUM", "KP /", "KP *",
"KP -", "KP +", "KP ENTER", "KP .", "KP 0", "KP 1", "KP 2", "KP 3", "KP 4", "KP 5", "KP 6", "KP 7", "KP 8", "KP 9", "]", ";", "'", ",", "," };
alt_u8 ascii_codes[SCAN CODE NUM] = { 'A', 'B', 'C', 'D', 'E', 'F', 'G', 'H', 'I',
```

```
'J', 'K', 'L', 'M', 'N', 'O', 'P', 'Q', 'R', 'S', 'T', 'U', 'V',
'W', 'X', 'Y', 'Z', '0', '1', '2', '3', '4', '5', '6', '7', '8', '9', '`', '-', '=',
0, 0 \times 08, 0, 0 \times 09, 0, 0,
 0, 0, 0, 0, 0, 0, 0, 0, 0x0A, 0x1B, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, '[', 0, 0,
0, 0x7F, 0, 0, 0, 0, 0,
0, 0, '/', '*', '-', '+', 0x0A, '.', '0', '1', '2', '3', '4', '5', '6', '7', '8',
19', ']', ';', '\'', ',',
'.', '/' };
alt u8 single byte make code[SCAN CODE NUM] = { 0x1C, 0x32, 0x21, 0x23, 0x24, 0x2B,
0x34, 0x33, 0x43, 0x3B, 0x42, 0x4B, 0x3A, 0x31, 0x44, 0x4D,
 0x15, 0x2D, 0x1B, 0x2C, 0x3C, 0x2A, 0x1D, 0x22, 0x35, 0x1A, 0x45, 0x16, 0x1E, 0x26,
0x25, 0x2E,
0x36, 0x3D, 0x3E, 0x46, 0x0E, 0x4E, 0x55, 0x5D, 0x66, 0x29, 0x0D, 0x58, 0x12, 0x14,
0, 0x11,
0x59, 0, 0, 0, 0, 0x5A, 0x76, 0x05, 0x06, 0x04, 0x0C, 0x03, 0x0B, 0x83, 0x0A, 0x01,
0x09, 0x78,
0x07, 0x7E, 0x54, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0x7T, 0, 0x7C, 0x7B, 0x79, 0, 0x71,
0x70, 0x69,
0x72, 0x7A, 0x6B, 0x73, 0x74, 0x6C, 0x75, 0x7D, 0x5B, 0x4C, 0x52, 0x41, 0x49, 0x4A };
alt u8 multi byte make code[SCAN CODE NUM] = { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
0, 0, 0, 0, 0,
0, 0, 0, 0, 0, 0, 0, 0, 0x70, 0x6C, 0x7D, 0x71, 0x69, 0x7A, 0x75, 0x6B, 0x72, 0x74,
0, 0x4A, 0, 0,
// States for the Keyboard Decode FSM
typedef enum
       STATE INIT,
       STATE_LONG_BINARY MAKE CODE,
       STATE BREAK CODE ,
       STATE DONE
} DECODE STATE;
// Maintain KB decode FSM state globally for non-blocking kb read
DECODE STATE state = STATE INIT;
//helper function for get next state
alt u8 get multi byte make code index(alt u8 code)
       alt u8 i;
       for (i = 0; i < SCAN CODE NUM; i++)
              if ( multi byte make code[i] == code )
                     return i;
       }
       return SCAN CODE NUM;
//helper function for get next state
alt u8 get single byte make code index(alt u8 code)
       alt u8 i;
       for (i = 0; i < SCAN CODE NUM; <math>i++)
              if ( single byte make code[i] == code )
                     return i;
       return SCAN CODE NUM;
//helper function for read make code
/* FSM Diagram (Main transitions)
 * Normal bytes: bytes that are not 0xF0 or 0xE0
```

```
INIT ----- 0xF0 ---> BREAK CODE
      0xE0
 Normal |
                              Normal
              ----0xF0--->
 LONG /
 | MAKE/BREAK --- Normal ---> DONE
DECODE STATE get next state (DECODE STATE state, alt u8 byte, KB CODE TYPE
*decode mode, alt u8 *buf)
       DECODE STATE next state = STATE INIT;
       alt u16 idx = SCAN CODE NUM;
       switch (state)
               case STATE INIT:
                        if (byte == 0xE0)
                               next state = STATE LONG BINARY MAKE CODE;
                        else if (byte == 0xF0)
                               next state = STATE BREAK CODE;
                        }
                        else
                        {
                                idx = get single byte make code index(byte);
                                if ((idx < 40 | | idx == 68 | | idx > 79) && (idx !=
SCAN CODE NUM ) )
                                {
                                        *decode mode = KB ASCII MAKE CODE;
                                        *buf= ascii codes[idx];
                                }
                                else
                                        *decode mode = KB BINARY MAKE CODE;
                                        *buf = \overline{byte};
                                next state = STATE DONE;
                        }
                        break;
                case STATE LONG BINARY MAKE CODE:
                        if (byte != 0xF0 \&\& byte!= 0xE0)
                                *decode mode = KB_LONG_BINARY_MAKE_CODE;
                                *buf = byte;
                               next state = STATE DONE;
                        }
                        else
                        {
                               next state = STATE BREAK CODE;
                        break;
                case STATE_BREAK_CODE:
                        if (byte != 0xF0 \&\& byte != 0xE0)
                        {
                                *decode mode = KB BREAK CODE;
                                *buf = byte;
                                next state = STATE DONE;
```

```
}
                        else
                                next state = STATE BREAK CODE;
                        break;
                default:
                        *decode mode = KB INVALID CODE;
                        next state = STATE INIT;
        }
        return next state;
int read make code(KB CODE TYPE *decode mode, alt u8 *buf)
        alt u8 byte = 0;
        int status read =0;
        *decode mode = KB INVALID CODE;
        DECODE STATE state = STATE INIT;
        do
        {
                status read = read data byte with timeout(&byte, 0);
                //FIXME: When the user press the keyboard extremely fast, data may get
                //occasionally get lost
                if (status_read == PS2 ERROR)
                        return PS2 ERROR;
                state = get next state(state, byte, decode mode, buf);
        } while (state != STATE DONE);
        return PS2 SUCCESS;
int read make code no block(KB CODE TYPE *decode mode, alt u8 *buf) {
   alt u32 data reg = 0;
   alt u16 num = 0;
   *decode mode = KB INVALID CODE;
   alt u8 byte = 0;
   data reg = read data reg();
   num = read num bytes available(data reg);
   while (num > 0) {
       byte = read data byte(data reg);
//
          printf("In state %d. Processing byte: x\n", state, byte);
        state = get next state(state, byte, decode mode, buf);
        if (state == STATE DONE) {
            state = STATE_INIT;
            return PS2 SUCCESS;
        }
       num--;
   return PS2 NOT READY;
alt u32 set keyboard rate(alt u8 rate)
//
       alt u8 byte;
        // send the set keyboard rate command
        int status send = write data byte with ack(0xF3, DEFAULT PS2 TIMEOUT VAL);
        if ( status send == PS2 SUCCESS )
                // we received ACK, so send out the desired rate now
                status send = write data byte with ack(rate & 0x1F,
DEFAULT_PS2_TIMEOUT_VAL);
        return status send;
alt u32 reset keyboard()
        alt u8 byte;
```

-----

#### ray\_tracer.h

```
#ifndef _RAYTRACER_H_
#define _RAYTRACER_H_
#include <system.h>
#include <io.h>
#define CAM X 0
#define CAM Y 2
#define CAM Z 4
// r, g, and b must be at least 0 and at most 3
static alt u8 raw rgb to color(alt u8 r, alt u8 g, alt u8 b) {
    return (r << 4 | g << 2 | b);
// The compiler should optimize away this function.
static void write rect (unsigned rect num,
                       alt u8 x1, alt u8 y1, alt u8 z1,
                       alt u8 x2, alt u8 y2, alt u8 z2,
                       alt u8 color) {
    IOWR 16DIRECT (RAY TRACER AVALON MODULE INST BASE, 6 + rect num * 14, x1);
    IOWR 16DIRECT(RAY TRACER AVALON MODULE INST BASE, 6 + rect num * 14 + 2, y1);
    IOWR 16DIRECT(RAY TRACER AVALON MODULE INST BASE, 6 + rect num * 14 + 4, z1);
    IOWR 16DIRECT(RAY TRACER AVALON MODULE INST BASE, 6 + rect num * 14 + 6, x2);
    IOWR_16DIRECT(RAY_TRACER_AVALON_MODULE_INST_BASE, 6 + rect_num * 14 + 8, y2);
    IOWR 16DIRECT (RAY TRACER AVALON MODULE INST BASE, 6 + rect num * 14 + 10, z2);
    IOWR 16DIRECT (RAY TRACER AVALON MODULE INST BASE, 6 + rect num * 14 + 12, color);
// This craziness is to provide compile time range checking on the arguments to
// rgb to color.
// This can only take constants. It seems to work without compiler optimizations
// being turned on, but I don't know how.
// It works as follows:
// If one of the args is an illegal value, the expression will want to use the
// variable assertion failed. This variable is listed as extern, but we don't
// actually define it anywhere. So we'll get a linker error.
// If all the values are ok, the expression will use the part which does the
// bit manipulation. In this case, the compiler never looks at the alternative
// and the linker never sees assertion fails.
// Based on stuff from:
// http://www.embedded.com/columns/programmingpointers/164900888? requestid=1002553
#define rgb to color(r, g, b) \
    (((r) >= 0 \&\& (r) <= 3 \&\& (g) >= 0 \&\& (g) <= 3 \&\& (b) >= 0 \&\& (b) <= 3) ?
```

raw\_rgb\_to\_color((r), (g), (b)) : \
 assertion\_failed)
extern int assertion\_failed;
#endif