


In VHDL

```
entity avalon_slave is
port (
  avs_sl_clk      : in  std_logic;
  avs_sl_reset_n  : in  std_logic;
  avs_sl_read     : in  std_logic;
  avs_sl_write    : in  std_logic;
  avs_sl_chipselct : in  std_logic;
  avs_sl_address  : in  std_logic_vector(4 downto 0);
  avs_sl_readdata : out std_logic_vector(15 downto 0);
  avs_sl_writedata : in  std_logic_vector(15 downto 0);
);
end avalon_slave;
```

Altera's Avalon Communication Fabric - p. 101f


Basic Async. Slave Read Transfer



Bus cycle starts on rising clock edge.
Data latched at next rising edge.
Such a peripheral must be purely combinational.

Altera's Avalon Communication Fabric - p. 101f


Slave Read Transfer w/ 1 wait state



Bus cycle starts on rising clock edge.
Data latched two cycles later.
Approach used for synchronous peripherals.

Altera's Avalon Communication Fabric - p. 101f


Basic Async. Slave Write Transfer



Bus cycle starts on rising clock edge.
Data available by next rising edge.
Peripheral may be synchronous, but must be fast.

Altera's Avalon Communication Fabric - p. 131f

Slave Write Transfer w/ 1 wait state



Bus cycle starts on rising clock edge.
Peripheral latches data two cycles later.
For slower peripherals.

Altera's Avalon Communication Fabric - p. 141f

The LED Flasher Peripheral

32 16-bit word interface
First 16 halfwords are data to be displayed on the LEDs.
Halfwords 16–31 all write to a "linger" register that controls cycling rate.
Red LEDs cycle through displaying memory contents.

Altera's Avalon Communication Fabric - p. 151f

Entity Declaration

```
library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.std_logic_arith.all;
use IEEE.std_logic_unsigned.all;

entity led_flasher is
port (
  avs_sl_clk      : in  std_logic;
  avs_sl_reset_n  : in  std_logic;
  avs_sl_read     : in  std_logic;
  avs_sl_write    : in  std_logic;
  avs_sl_chipselct : in  std_logic;
  avs_sl_address  : in  std_logic_vector(4 downto 0);
  avs_sl_readdata : out std_logic_vector(15 downto 0);
  avs_sl_writedata : in  std_logic_vector(15 downto 0);
  leds           : out std_logic_vector(15 downto 0);
);
end led_flasher;
```

Architecture (1)

```
architecture rtl of led_flasher is
signal clk, reset_n : std_logic;

type ram_type is array(15 downto 0) of std_logic_vector(15 downto 0);
signal RAM : ram_type;

signal ram_address, display_address : std_logic_vector(3 downto 0);

signal counter_delay : std_logic_vector(15 downto 0);
signal counter : std_logic_vector(31 downto 0);

begin
  clk <= avs_sl_clk;
  reset_n <= avs_sl_reset_n;
  ram_address <= avs_sl_address(3 downto 0); -- "Memory" address
```

Architecture (2)

```
process (clk)
begin
  if clk'event and clk = '1' then
    if reset_n = '0' then
      avs_sl_readdata <= (others => '0');
      display_address <= (others => '0');
      counter <= (others => '0');
      counter_delay <= (others => '1');
    else
      if avs_sl_chipselct = '1' then
        if avs_sl_address(4) = '0' then -- "Memory" region
          if avs_sl_read = '1' then
            avs_sl_readdata <= RAM(conv_integer(ram_address));
          elsif avs_sl_write = '1' then
            RAM(conv_integer(ram_address)) <= avs_sl_writedata;
          end if;
        else
          -- "Linger" register
          if avs_sl_write = '1' then
            counter_delay <= avs_sl_writedata;
          end if;
        end if;
      end if;
    end if;
  end if;
end process;
```

Architecture (3)

```
else    -- No chip select: display memory
    leds <= RAM(conv_integer(display_address));

    if counter = x"00000000" then
        counter <= counter_delay & x"0000";    -- Reset counter
        display_address <= display_address + 1; -- Next address
    else
        counter <= counter - 1;
    end if;

end if;
end if;
end if;
end process;

end rtl;
```