

Serial Communications


Prof. Stephen A. Edwards
sedwards@cs.columbia.edu

Columbia University
Spring 2006

Early Serial Communication

Morse code key

Letters	Numbers
A	1
B	2
C	3
D	4
E	5
F	6
G	7
H	8
I	9
J	0
K	
L	
M	
N	
O	
P	
Q	
R	
S	
T	
U	
V	
W	
X	
Y	
Z	



Later Serial Communication



Data Terminal Equipment



Data Communications Equipment

RS-232

Defined in early 1960s
Serial, Asynchronous, Full-duplex,
Voltage-based, point-to-point, 100 ft+ cables

+12V } SPACE = 0
+3V }

-3V } MARK = 1
-12V }




RS-232 Signals



Signal DB-9 DTE ... Meaning

pin	DCE	Meaning
RxD	2	← Data received by DTE
TxD	3	→ Data sent by DTE
SG	5	— Ground
DSR	6	← Data Set Ready (I'm alive)
DTR	4	→ Data Terminal Ready (me, too)
DCD	1	← Carrier Detect (hear a carrier)
RTS	7	→ Request To Send (Yo?)
CTS	8	← Clear To Send (Yo!)
RI	9	← Ring Indicator

Receiving RS-232



Most UARTs actually use 16x clocks

Variants

Parity bit: (Even = true when even number of 1s)



Two stop bits:




Baud Rate

Baud: bits per second

Baud	Application
110	ASR-33 Teletype
300	Early acoustic modems
1200	Direct-coupled modems c. 1980
2400	Modems c. 1990
9600	Serial terminals
19200	
38400	Typical maximum

Physical Variants

Connectors: DB-25, DB-9, Mini DIN-8
RS-422: Differential signaling RS-485: Bus-like



OPB UART Lite

Serial port peripheral for the Microblaze
Full duplex operation
16-character transmit and receive FIFOs
Parameters that can be set at build time:

Parameter	Value
Base Address	0xFEFF0100
High Address	0xFEFF01FF
Baud Rate	9600
Bits per frame	8
Parity	None

Serial Communications - p.102

OPB UART Lite Registers

Address	Role
0xFEFF0100	Read characters from Receive FIFO
0xFEFF0104	Write characters to Receive FIFO
0xFEFF0108	Status register (read only)
0xFEFF010C	Control register (write only)

Serial Communications - p.112

Status and Control Registers


Bit	Status	Control
24	Parity Error	-
25	Framing Error	-
26	Overrun Error	-
27	Interrupts Enabled	Enable Interrupts
28	Tx buffer full	-
29	Tx buffer empty	-
30	Rx buffer full	Clear Rx buffer
31	Rx buffer non-empty	Clear Tx buffer

Non-empty Rx buffer or emptying of Tx buffer generates an interrupt.

Serial Communications - p.122

The I²C Bus


Philips invented the Inter-IC bus c. 1980 as a very cheap way to communicate slowly among chips
E.g., good for setting control registers
100, 400, and 3400 kHz bitrates



SCL: Clock, generated by a single master
SDA: Data, controlled by either master or slaves

Serial Communications - p.132


I²C Bus Transaction



Serial Communications - p.142

USB: Universal Serial Bus

1.5 Mbps, 12 Mbps, and 480 Mbps (USB 2.0)
Point-to-point, differential, twisted pair
3-5m maximum cable length



Serial Communications - p.152


USB Connectors

Series "A" Connectors	Series "B" Connectors
<ul style="list-style-type: none"> Series "A" plugs are always oriented upstream towards the <i>Host System</i>  <p>"A" Plugs (From the USB Device)</p>  <p>"A" Receptacles (Downstream Output from the USB Host or Hub)</p>	<ul style="list-style-type: none"> Series "B" plugs are always oriented downstream towards the <i>USB Device</i>  <p>"B" Plugs (From the Host System)</p>  <p>"B" Receptacles (Upstream Input to the USB Device or Hub)</p>

USB signaling

NRZI: 0 = toggle, 1 = no change

Bit stuffing: 0 automatically inserted after six consecutive 1s



Each packet prefixed by a SYNC field: 3 0s followed by two 1s

Low- vs. full-speed devices identified by different pull-ups on D+/D- lines

USB Packets

Always start with SYNC

Then 4-bit type, 4-bit type complemented
2 bits distinguish Token, Data, Handshake, and Special, other two bits select sub-types

Then data, depending on packet type

Data checked using a CRC

Addresses (1-128) assigned by bus master, each with 16 possible endpoints

