Precise Detection of Kernel Data Races with Probabilistic Lockset Analysis

Gabriel Ryan, Abhishek Shah, Dongdong She, Suman Jana
Columbia University

Abstract—Finding data races is critical for ensuring security in modern kernel development. However, finding data races in the kernel is challenging because it requires jointly searching over possible combinations of system calls and concurrent execution schedules. Kernel race testing systems typically perform this search by executing groups of fuzzer seeds from a corpus and applying a combination of schedule fuzzing and dynamic race prediction on traces. However, predicting which combinations of seeds can expose races in the kernel is difficult as fuzzer seeds will usually follow different execution paths when executed concurrently due to inter-thread communications and synchronization.

To address this challenge, we introduce a new analysis for kernel race prediction, Probabilistic Lockset Analysis (PLA) that addresses the challenges posed by race prediction for the kernel. PLA leverages the observation that system calls almost always perform certain memory accesses to shared memory to perform their function. PLA uses randomized concurrent trace sampling to identify memory accesses that are performed consistently and estimates the probability of races between them subject to kernel lock synchronization. By prioritizing high probability races, PLA is able to make accurate predictions.

We evaluate PLA against comparable kernel race testing methods and show it finds races at a 3× higher rate over 24 hours. We use PLA to find 183 races in linux kernel v5.18-rc5, including 102 harmful races. PLA is able to find races that have severe security impact in heavily tested core kernel modules, including use-after-free in memory management, OOB write in network cryptography, and leaking kernel heap memory information. Some of these vulnerabilities have been overlooked by existing systems for years: one of the races found by PLA involving an OOB write has been present in the kernel since 2013 (version v3.14-rc1) and has been designated a high severity CVE.

1. Introduction

Data races are a source of serious security vulnerabilities in the OS kernels—many recent data-race-based exploits resulted in privilege escalation [2], denial of service [8], and leaking protected memory [4, 6]. Recent work has demonstrated that even races that appear unexploitable might be deterministically triggered by an attacker [30]. Moreover, even when data races do not immediately result in security vulnerabilities, they cause severe bugs that lead to memory corruption and undefined behavior [1, 31].

Given their security and reliability implications, testing for and identifying data races is critical for modern kernel development. However, testing for data races is challenging both in theory and practice: finding data races is NP-hard [38] because data races only occur under specific concurrent execution schedules, which are exponential in the number of executed instructions. As a result, in practice, many races are not identified until they cause a crash or security vulnerability in released code [27].

In general, there are two widely used approaches to search for races in arbitrary concurrent programs: schedule exploration searches by executing many different schedules [18, 37, 51], while dynamic race prediction reasons about possible reschedulings of memory accesses subject to synchronization to trigger races based on a single concurrent execution trace [20, 34, 43, 48]. However, these approaches reason exclusively about rescheduling the thread execution order. When testing the kernel, the memory accesses and synchronization operations are determined by which system calls are executed. Identifying a race then requires finding the correct combination of both system calls and execution schedule under which the race occurs.

Kernel Data Race Detection. Kernel race testing systems therefore apply schedule exploration and dynamic race prediction to the kernel by using a two step process: they first select a combination of fuzzer seeds composed of systems calls from a fuzzer corpus, guided by either alias analysis [22, 25] or a coverage metric for concurrent executions [26, 50], and then test the combined seeds with schedule exploration and dynamic race prediction.

However, predicting which memory accesses can race between different combinations of seeds is challenging: alias analysis of shared memory accesses suffers from high false positive rates and does not account for kernel synchronization, while concurrent coverage metrics only provide indirect guidance for selecting seed combinations to test. Moreover, due to inter-thread communications seeds may follow different execution paths and perform different memory accesses when executed concurrently, making any prediction based on a previous execution traces even more error prone. As a result the vast majority of concurrent tests are wasted because races either do not occur or are allowed based on kernel concurrency semantics.

Our Approach. In this paper, we introduce a new approach to predict races between combinations of seeds in a corpus that addresses each of these challenges in kernel race prediction: we only predict races where kernel synchronization
is violated and racing is not allowed, and we account for changing execution paths when seeds are executed together, even if we have not observed those particular seeds executing together before. This allows us to predict races accurately and efficiently test a corpus for races, with provable bounds on the false positive rate under mild uniformity assumptions.

Our approach is based on three observations about kernel system call memory access behavior: (i) **Stable memory accesses.** While most memory accesses performed a system call change on each execution, a small subset of memory accesses form a *stable set*, which the system call must make to perform its intended function (e.g., a file read must access the relevant file inode), regardless of which other system calls are executing concurrently. Memory accesses in the stable set will *almost always* occur when the system call is executed (see Section 3.2 for a more precise definition). (ii) **Memory accesses in the stable set must be guarded by mutual exclusion synchronization (locks) or allowed to race, since multiple system calls can perform them concurrently.** (iii) **Sparse lock interactions.** Kernel concurrency design favors using a small number of common locks for any shared memory, so the number of distinct locksets for accesses to a common address are almost always small, even when the number of accesses is large.

**Probabilistic Lockset Analysis.** Based on these observations, we introduce Probabilistic Lockset Analysis (PLA): a new analysis for kernel race prediction that identifies memory accesses in the stable set and performs synchronization aware race prediction on them. PLA works by estimating the probability that two seeds can execute racing memory accesses concurrently subject to lock synchronization. It estimates probabilities of memory accesses with regard to other concurrent programs, execution schedules, and variation in the execution context. Therefore, races involving memory accesses that are unlikely to happen concurrently will have low probability, while races involving memory accesses in stable set will have high probability, and these predictions can always be refined to higher precision by taking more samples.

Unlike lockset analysis defined in the dynamic race prediction literature [52], which relies on happens-before relations derived from inter-thread communications to make precise race predictions, PLA is able to make precise race predictions by estimating the probabilities of seeds performing concurrent memory accesses. This allows PLA to make accurate race predictions based on independently collected execution traces sampled from each seed in a corpus, instead of testing each seed combination and execution schedule individually, which would require a potentially exponential number of executions. To scale to large corpuses of fuzzer seeds, PLA’s design exploits the intrinsic sparsity of inter-thread communications and locksets in the kernel: on average, less than 1% of memory accesses are performed with high probability, and the vast majority of these accesses only share a small number of distinct locksets (< 100, see Section 5.6). This allows PLA to check each pair of unique locksets on each shared memory address for locking violations, while still scaling linearly in the number of memory accesses processed. In practice, PLA easily scales to analyzing billions of memory accesses for races.

PLA works in three steps: First, PLA executes each seed in the corpus concurrently with other randomly selected seeds and schedules to estimates the probability of the seed performing memory accesses with specific locksets. Next, PLA identifies lockset violations on shared memory accesses by checking for non intersecting locksets. Finally, PLA estimates the joint probability of memory accesses with locking violations occurring concurrently. For each prediction, PLA generates a hypothesized concurrent execution schedule that causes the two memory accesses to race. Each prediction can then be efficiently checked by executing the relevant seeds according to the hypothesized schedule.

**Result Summary.** We use PLA to find 183 distinct races in the Linux kernel v5.18-rc5, of which 102 are harmful, and show in a comparative 24 hour evaluation that it finds races at a rate 3× greater than other comparable kernel concurrency testing systems. PLA is effective at identifying hard-to-find races in core kernel modules that have severe security impact: including use-after-free in memory management, OOB write in network cryptography, and leaking kernel heap memory. One of these races found by PLA that causes an OOB write has been present in the kernel since 2013 (version v3.14-rc1) and has been designated a high severity CVE [9].

In summary, this paper makes the following contributions:

1) We introduce Probabilistic Lockset Analysis (PLA), a new race prediction method for the kernel that leverages probabilistic reasoning to predict races from corpuses of fuzzer seeds. PLA is fast and accurate, easily scaling to billions memory accesses. We provide an open source release of PLA\(^1\).

2) We compare PLA against other kernel race testing systems on a benchmark seed corpus and show it finds more than 3× as many races in a 24 hour period.

3) We use PLA to find 183 races in the kernel, including 102 harmful races with security implications, one of which in the kernel networking cryptography has remained undetected for nearly 10 years and has been designated a high severity CVE.

4) Finally, we derive rigorous error bounds on false positive rates for PLA’s probabilistic race predictions, and show empirically PLA’s trace sampling is able to predict memory accesses with high accuracy.

**2. Background**

In this section we first formulate the problem of race prediction on the kernel and discuss its challenges. We then describe current approaches to race prediction used on the kernel and their limitations.

1. www.github.com/gryan11/PLA
2.1. Problem Definition

We use the standard definition of a data race: two memory accesses to the same address can be scheduled on different threads to happen concurrently, and at least one of the accesses is a write [16]. Figure 1 shows the unsynchronized access pair and schedule for a race found by PLA in net/netfilters. The race occurs on a global variable handle highlighted in 1a that is guarded by mutex in net struct. The memory access pair and their respective system calls are shown in 1b, along with an execution schedule that will cause the two memory accesses to race. Since the function can be called concurrently with two different net structs (and therefore, two different mutexes), the global handle variable can be concurrently updated by two different threads, causing the netfilter table handles to be inconsistent (e.g., two table may receive the same handle value).

**Racing Schedules.** In order for a race to occur, there must be a execution schedule that performs a pair of accesses to the same memory address concurrently – lack of synchronization between accesses is a necessary but not sufficient condition for a data race. Even when there is no explicit synchronization between two shared memory accesses, inter-thread communications can make data races infeasible. This can cause kernel race prediction approaches that do not explicitly reason about schedules (e.g., by only checking for aliased memory accesses) to make large numbers of false positive race predictions.

For example, the two methods shown in Figure 3 demonstrate a common lockless message passing pattern in the kernel (memory barriers have been omitted for clarity). In lockless message passing, a struct (in this case msg1) is first populated with relevant data and then a pointer to the struct sent to another thread via a shared pointer (in this case msg). Although thread 1 and thread 2 both access the same aliased data field without synchronization, thread 2 cannot access the data field unless thread 1 has already written the struct address to the shared pointer msg. This makes any execution schedule that attempts to perform the thread 1 data write and thread 2 data read concurrently infeasible.

In contrast, the accesses to shared pointer msg can race in Figure 3, but this is expected and allowed during kernel message passing and the READ_ONCE and WRITE_ONCE macros indicate the two accesses are allowed to race.

**Kernel Fuzzer Seeds.** In practice, kernel concurrency testing systems typically operate on corpuses of kernel fuzzer seeds, each of which is composed of a sequence of system calls which operate on hardcoded parameter values and return values or pointers passed to previous system calls. Figure 2 shows an example syzkaller fuzzer seed that triggers the race shown in Figure 1. Kernel concurrency testing systems generate corpuses of kernel fuzzer seeds by either running a single threaded fuzzer and maximizing branch
coverage [22, 25], or using concurrency specific coverage metrics [26, 50].

**Problem Formulation.** Based on the common usage of kernel fuzzer seeds in concurrency testing, we define the whole corpus race testing problem as following: given a corpus of kernel fuzzer seeds, identify data races in the corpus, where each data race comprises (1) two unsynchronized accesses to the same memory address, (2) two (or more) fuzzer seeds that perform the predicted accesses when executed concurrently, and (3) an execution schedule that executes both accesses concurrently.

**Challenges.** Kernel race testing has two properties that make it extremely challenging:

1) *Exponential search space.* For any given corpus size and bounded execution length, there is an exponential number of possible seed combinations and execution schedules that can potentially expose races. For $k$ seeds executing $n$ instructions, each instruction in the schedule is selected from one of the $k$ seeds, so there are $O(k^n)$ possible schedules. Moreover, for a corpus $\mathcal{P}$, there are $\binom{|\mathcal{P}|}{k}$ possible seed combinations.

2) *Unpredictable execution behavior.* Kernel seeds will follow different execution paths and perform different memory accesses on each execution due to changing background processes and environment, even when executed from a fixed image, so any analysis based on independently observed execution traces will be highly error prone.

**2.2. Kernel Race Prediction Approaches**

Recent kernel concurrency testing systems use two types of analysis to identify races, however, both approaches miss many kernel races due to the two challenges in kernel race prediction:

1) *Dynamic race prediction* makes predictions based on observed concurrent execution traces. It is precise (no false positives), but cannot efficiently search the exponential space of seed combinations and execution schedules for races.

2) *Alias analysis* efficiently makes predictions between independently observed traces that contain accesses to common memory addresses, but makes overwhelming numbers of false positive predictions due to the unpredictable kernel execution behavior and not checking if aliases are synchronized (e.g., covered by a common lock).

We discuss the tradeoffs made by these approaches here and provide precise definitions in Appendices A and B.

**Dynamic Race Prediction.** Dynamic race prediction used in kernel testing typically combines *happens-before analysis*, which reasons about ordering dependencies such as the message passing shown in Figure 3 to avoid false positive predictions, with *lockset analysis*, which identifies locking violations such as the non-overlapping mutexes bug shown in Figure 1. When used together, hybrid happens-before lockset analysis can make precise race predictions (no false positives), but can only reason about one concurrent trace at a time, because the happens-before ordering used in the analysis is derived from the observed trace. In practice this means testing systems based on dynamic race prediction will miss many races because they must search directly over the exponential space of seed combinations and execution schedules (See Section 5.2).

**Alias Analysis.** In contrast, alias analysis does not directly search over seed combinations and schedules, but independently checks for accesses to the same memory address either statically [25] or dynamically [22]. This avoids the scalability issues of dynamic race prediction, but causes extremely high false positive rates. These false positives occur because either the aliases are spurious (two observed accesses appear to access the same memory address but cannot do so concurrently, see Figure 3), or the aliases are synchronized (e.g., mutually locked). Therefore, testing systems using alias analysis will miss many races because they will waste most of their test executions on false positive race predictions (see Section 5.2).

3. **Methodology**

In this paper, we introduce Probabilistic Lockset Analysis (PLA), a new approach to kernel race prediction for the kernel that incorporates the advantages of both dynamic race prediction and alias analysis while avoiding their shortcomings. Like alias analysis, PLA makes predictions across independently observed traces, allowing it to scale linearly in the number of corpus seeds and memory accesses. However, like dynamic race prediction, PLA makes accurate predictions by taking kernel synchronization and schedule dependencies into account when making predictions.

3.1. **PLA Overview**

PLA’s design is based on three observations about the memory accesses performed by system calls. (1) System calls must make certain memory accesses to shared memory to perform their intended function. These memory accesses form a *stable set* that will be performed with high probability, regardless of any concurrently executing syscalls and how they are scheduled. (2) Memory accesses in the stable set must guarded by mutual exclusion (i.e., locks) or allowed to race, since multiple system calls can perform them concurrently. (3) Locking interactions in the kernel are sparse, so the number of unique locksets for a common kernel memory address will almost always be small (we confirm this empirically in Section 5.6).

PLA leverages these three observations to perform precise race predictions between independently observed traces. Since memory accesses in the stable set are performed with high probability for any concurrent schedule, it can make accurate race predictions between stable set accesses without first executing the seeds together to apply happens-before analysis. Since memory accesses in the stable set must be guarded with mutual exclusion, PLA is able to check synchronization based on commonly held locks. Finally,
PLA exploits the sparsity of kernel locking by performing precise pairwise lockset analysis on the distinct locksets associated with each memory address.

**PLA Workflow.** Figure 4 provides a high level summary of PLA’s workflow. PLA first executes each seed in the corpus concurrently with other randomly selected seeds and schedules. It then identifies high probability memory accesses (the stable set) in each set of seed traces and aggregates them based on common memory addresses. Each set of stable memory accesses is then grouped by their locksets, and potentially racing access pairs are identified with pairwise lockset analysis and prioritized based on their joint probability. For each race prediction, PLA generates a hypothesis execution schedule that can be executed to check for feasibility. We formally describe PLA’s analysis below.

**PLA vs. Lockset Analysis.** Lockset analysis can suffer from very high false positive rates, so it is usually applied as a hybrid race predictor with happens-before analysis. However, happens-before analysis must observe a concurrent execution trace between two threads to derive happens-before constraints, so it requires at least \(O(n^2)\) executions to test each pair of seeds in a size \(n\) corpus (Section 2.2). In contrast, PLA is able to make precise race predictions between two threads without observing their communications by representing each memory access with a random variable and estimating the probability that two memory accesses can be performed concurrently. Since each random variable is estimated by independently sampling traces from each input, this only requires \(O(n)\) traces for \(n\) seeds. Figure 5 illustrates the difference between PLA and hybrid race prediction when run a corpus of fuzzer seeds.

**3.2. PLA Definitions and Error Bounds**

**Tuple Notation.** We make extensive use of tuples and denote named elements of a tuple with dot notation. For a tuple \(x = (a, b)\), we refer to element \(a\) as \(x.a\).

**Fuzzer Seeds and Corpus.** We refer to a kernel fuzzer seed as \(p\) where each seed is drawn from a corpus \(\mathcal{P}\). PLA’s current implementation uses two seeds at a time, so to simplify notation we assume PLA is operating on two seeds \(\{p_1, p_2\}\) in this section. However, PLA can be used with any number of concurrent threads.

**Access Locksets.** When performing probabilistic lockset analysis, we operate on instruction, address, lockset tuples called access-locksets, denoted \(\alpha\). Each access-lockset is uniquely identified by its executing seed \(p\), instruction pointer \(ip\), memory address \(m\), operation type \(op \in \{r, w\}\), and the set of held locks when they executed:

\[
\alpha = (p, ip, m, op, lockset)
\]

Two seeds, \(p_1\) and \(p_2\), can be executed concurrently according to a schedule \(s\) to obtain the set of access-locksets that appear in its execution trace:

\[
\text{trace}(p_1, p_2, s) = \{\alpha_1, \alpha_2, \ldots\}
\]

We describe the procedure for constructing access-locksets from traces in Section 3.3.1. For the remainder of the section, we refer to access-locksets simply as accesses or memory accesses.

**Probabilistic Access-Locksets.** The memory accesses that are performed by a given seed \(p\) will vary depending on the
concurrent seed, execution schedule \( s \), and any changes to the kernel environment (e.g., background processes).

Therefore, we represent the occurrence of \( \alpha \) in an execution trace of \( p \) with indicator random variable \( A_\alpha \):

\[
A_\alpha = \begin{cases} 
1 & \text{if } \alpha \in \text{trace}(p_1, p_2, s) \\
0 & \text{otherwise}
\end{cases}
\]

We can estimate the likelihood of a seed performing a particular access-lockset (i.e., \( A_\alpha = 1 \)) by executing it concurrently with other seeds and schedules. This can be thought of as drawing independent samples of the random variable \( A_\alpha \), where each execution produces a sample \( A^{(i)}_\alpha \). When sampling we assume each random variable is independent of the other variables. This allows us to estimate probabilities efficiently:

\[
P\left[A_\alpha = 1 \mid p_1 = p \right] \approx \frac{1}{N} \sum_{i=1}^{N} A^{(i)}
\]

where \( N \) is the number of samples, and \( p_1 = p \) denotes that we fix the first seed in \( \text{trace}(p_1, p_2, s) \) to \( p \), and \( p_2 \) and \( s \) are uniformly sampled from a corpus and set of schedules respectively.

**Stable Set.** We define the stable set of a seed \( p \) with regard to a stability threshold \( \beta \) as the set of accesses \( S \) where:

\[
S = \{ \alpha : P[A_\alpha = 1|p_1 = p] > \beta \}
\]

Making predictions on the stable set drastically reduces the cost of PLA’s analysis (since only a small proportion of accesses are stable, see evaluation in Section 5.5) and makes it more accurate, since any pair of stable accesses are likely to have a feasible concurrent schedule (see evaluation in Section 5.3).

**Probabilistic Races.** Given two accesses \( \alpha_1 \) and \( \alpha_2 \) to a common address, we consider two memory accesses as probabilistically racing with stability threshold \( \beta \) if the following condition is met:

\[
\alpha_1 \text{lockset} \cap \alpha_2 \text{lockset} = \emptyset \quad \land \quad \alpha_1, \alpha_2 \in S
\]

**Witness Schedule.** Given two accesses \( \alpha_1 \) and \( \alpha_2 \) that satisfy Eq. 1 and their respective seeds \( p_1 \) and \( p_2 \), PLA generates a witness schedule \( s \) that will execute the two accesses concurrently with high probability. Since \( \alpha_1 \) and \( \alpha_2 \) are estimated to be executed with high probability for any schedule, PLA generates a schedule in which \( \alpha_1 \) and \( \alpha_2 \) execute concurrently by ordering instructions from \( p_1 \) up to \( \alpha_1 \) first, followed by instructions from \( p_2 \) up to \( \alpha_2 \).

**Race Predictions.** A full race prediction is composed of two racing accesses, their respective seeds, and the witness schedule to trigger the race:

\[
\text{PLA-race-prediction} := (\alpha_1, \alpha_2, p_1, p_2, s)
\]

PLA’s predictions can be quickly checked by executing \( p_1 \) and \( p_2 \) according to the witness schedule. If the schedule is feasible, then the prediction is confirmed as a race and the witness schedule can be used for reproduction and future testing.

**Error Bounds.** We derive the following error bounds on false positives and false negatives based on a threshold \( \beta \). The bound on false positives is stated as follows:

**Theorem 1.** For a threshold \( \beta \), relative error bound \( 0 < \delta < 1 \), and two access locksets \( \alpha_1 \) and \( \alpha_2 \) with non-intersecting locksets and random variables \( A_{\alpha_1} \) and \( A_{\alpha_2} \) sampled \( N \) times such that \( \alpha_1, \alpha_2, \beta \) satisfy Eq. 1 and \( P[A_{\alpha_1} = 1 \cap A_{\alpha_2} = 1] \geq \beta \), then with probability \( e^{-\delta^2 N \beta / (2-\delta)} \), the probability of a false positive is bounded by:

\[
P[A_{\alpha_1} = 0 \cup A_{\alpha_2} = 0] < 1 - \beta(1 + \delta)
\]

See Appendix C for proof.

The bound on false negatives is similarly constructed:

**Theorem 2.** For a threshold \( \beta \), relative error bound \( 0 < \delta < 1 \), and two access locksets \( \alpha_1 \) and \( \alpha_2 \) with non-intersecting locksets and random variables \( A_{\alpha_1} \) and \( A_{\alpha_2} \) sampled \( N \) times such that \( \alpha_1 \) and \( \alpha_2 \) do not satisfy equation 1 and \( P[A_{\alpha_1} = 1 \cap A_{\alpha_2} = 1] < \beta \), then with probability \( e^{-\delta^2 N \beta / 2} \), the probability of a false negative is bounded by:

\[
P[A_{\alpha_1} = 1 \cap A_{\alpha_2} = 1] < \beta(1 - \delta)
\]

See Appendix D for proof.

In both cases, the probability of an error decreases exponentially with the number of samples collected. This means that probabilistic locks can arrive at precise estimates of the probability of races with relatively few samples, and we find that in practice only four samples are needed to achieve accurate predictions of access locksets (Section 5.5).

3.3. PLA: Algorithm Design

We perform PLA in three stages: 1) access lockset probability estimation, 2) probabilistic lockset analysis, 3) coverage guided race checking.

**Design Optimizations.** We apply three optimizations in the design of PLA that allow it to scale to large corpuses:

1. We apply the probabilistic race prediction threshold to access locksets immediately after sampling each input before further analysis.
2. We perform an initial coarse lockset analysis. (3) We select race predictions to test that maximize the overall coverage of tested instructions while minimizing the number of required tests. We evaluate the impact of these optimizations in Section 5.4 and show that ablatting any one of them prevents PLA from scaling effectively.

3.3.1. Probability Estimation.** We use the following procedure to estimate access lockset probabilities for each seed in the corpus. First, we collect a set of concurrent execution traces for each seed \( p \) executed with randomly selected
concurrent seed \( p' \). For each \( p' \), we concurrently execute and trace \( p \) and \( p' \) with two schedules, one where \( p \) starts first, and on where \( p' \) starts first. For each sample we count if an access lockset is present in the trace but do not count the number of occurrences, which would bias the probability estimate towards frequently executed memory accesses.

Algorithm 1 describes the sample collection procedure. This sampling procedure is not strictly uniform over the space of possible schedules, but in practice still precisely estimates stable access locksets (see evaluation in Section 5.5).

### Algorithm 1 Access Lockset Construction.

**Input:**
- \( p_1 \leftarrow \text{Seed 1} \)
- \( p_2 \leftarrow \text{Seed 2} \)
- \( s \leftarrow \text{Schedule} \)

1: \( \text{sample_accesses} = \{\} \)
2: \( \text{held_locks} = \{\} \)
3: for \( t \in \text{trace}(p_1, p_2, s) \) do
4: if is_lock_acquire(t) then
5: \( \text{held_locks} = \text{held_locks} \cup \{t.lock_addr\} \)
6: if is_lock_release(t) then
7: \( \text{held_locks} = \text{held_locks} \setminus \{t.lock_addr\} \)
8: if is_memory_access(t) then
9: \( \alpha = (t.ip, t.m, t.op, \text{held_locks}) \)
10: \( \text{sample_accesses} = \text{sample_accesses} \cup \alpha \)
11: return \( \text{sample_accesses} \)

For each access lockset \( \alpha \), we estimate the probability \( P[A_\alpha = 1 \mid p_1 = p] \) based on the execution trace access sets. We then filter the access locksets based on the race prediction threshold \( \beta \). Algorithm 2 describes the overall procedure for probability estimation.

### Algorithm 2 Access Lockset Probability Estimation.

**Input:**
- \( p \leftarrow \text{Seed} \)
- \( P \leftarrow \text{Seed Corpus} \)
- \( N \leftarrow \text{Seed Sample Count} \)
- \( \beta \leftarrow \text{Race Prediction Threshold} \)

1: \( M_p = \text{hashmap} \left( \text{default} = \emptyset \right) \)
2: \( \text{access_counts} = \text{hashmap} \left( \text{default} = 0 \right) \)
3: for \( i \in \{1..N/2\} \) do
4: \( p' = \text{choose_random} (P) \)
5: for \( s \in \{p._{\text{first}}, p'._{\text{first}}\} \) do
6: \( \text{sample_accesses} = \text{sample}(p, p', s) \) \( \triangleright \) see Algorithm 1
7: for \( \alpha \in \text{sample_accesses} \) do
8: \( \text{access_counts}[\alpha] += 1 \)
9: \( \text{access_counts} \)
10: if \( \text{access_counts}[\alpha] \geq \beta \) then
11: \( M_p[\alpha.m] = M_p[\alpha.m] \cup \{\alpha\} \)
12: return \( M_p \)

### 3.3.2. Whole Corpus PLA.

Algorithm 3 describes the overall procedure for PLA. First, probability estimation is performed on the seeds in the test corpus and high probability access locksets are aggregated by memory address in the map \( M \). Then, PLA is applied to the access locksets for each memory address in \( M \).

The lockset analysis is applied in two stages. First, a single linear pass computes the intersection of all locksets associated with a given memory address. If the intersection in empty, indicating the possibility of a race, a precise pairwise check of each unique lockset associated with the memory address determines which pairs of locksets have null intersections. If a pair of locksets have a null intersection, the set of memory accesses associated with each lockset is checked for possible races.

### Algorithm 3 Whole Corpus PLA

**Input:**
- \( P \leftarrow \text{Seed Corpus} \)
- \( N \leftarrow \text{Seed Sample Count} \)
- \( \beta \leftarrow \text{Race Prediction Threshold} \)

1: \( M = \text{hashmap} \left( \text{default} = \emptyset \right) \)
2: for \( p \in P \) do
3: \( M_p = \text{probability_estimation}(p, P, N, \beta) \) \( \triangleright \) see Algorithm 2
4: for \( m \in M_p \) do
5: \( M[m] = M[m] \cup M_p[m] \)
6: \( C_{\text{all}} = \{\} \)
7: \( R_{\text{all}} = \{\} \)
8: for \( m \in M \) do
9: if \( \emptyset \neq \bigcap_{\alpha \in C[m]} \alpha.lockset \) then
10: \( \text{Continue} \)
11: \( C_m = \bigcup_{\alpha \in C[m]} \alpha.ip \backslash C_{\text{all}} \)
12: if \( C_m = \emptyset \) then
13: \( \text{Continue} \)
14: \( L = \text{hashmap} \left( \text{default} = \emptyset \right) \)
15: for \( \alpha \in C[m] \) do
16: \( L[\alpha.lockset] = L[\alpha.lockset] \cup \{\alpha\} \)
17: for each unique locksets \( \_ \) do
18: if \( \text{locksets}_1 \cap \text{locksets}_2 = \emptyset \) then
19: \( C_{\text{new}1} = \text{select_races}(\text{access}_1, \text{access}_2, \text{C}_m) \)
20: \( C_{\text{new}2} = \text{select_races}(\text{access}_2, \text{access}_1, \text{C}_m) \)
21: \( \text{Continue} \)
22: \( C_{\text{all}} = C_{\text{all}} \cup C_{\text{new}1} \cup C_{\text{new}2} \)
23: \( R_{\text{all}} = R_{\text{all}} \cup R_{\text{new}1} \cup R_{\text{new}2} \)
24: if \( C_m \subseteq C_{\text{all}} \) then
25: \( \text{break} \)
26: return \( R_{\text{all}} \)

#### 3.3.3. Race Checking.

When checking a predicted race, we hypothesize a witness schedule that schedules the first input seed up to the first memory access in the race, and then preempts and schedules the second selected input to cover all memory accesses predicted to race with the first preempted memory access from the first input.

In order to check for races efficiently, we minimize the number of individual race checks that need to be performed and maximize the number of previously untested instructions covered by each requested race check (e.g., only 2 pairwise checks are necessary to confirm 4 racing memory accesses, even though there are 4 possible pairs). Given the set of all possible race predictions \( \mathbb{R} \), we select a subset \( R \) on which to run race validation based on the following optimization:

\[
R = \arg \max_R |\text{cover}(R)| \min |R| : R \subseteq \mathbb{R}
\]
Algorithm 4 Race Selection.

| Input: | accs₁ ← Memory accesses predicted to race with accs₂  
| accs₂ ← Memory accesses predicted to race with accs₁  
| \( C_m \) ← Max possible cover for address \( m \)  
| \( \beta \) ← Race Prediction Threshold |

1: \( prog\_ips = \text{hashmap}(\text{default} = \emptyset) \)
2: for \( \alpha \in \text{accs}_2 \) do
3: \( p = \alpha.p \)
4: \( prog\_ips[p] = prog\_ips[p] \cup \{\alpha.ip\} \)
5: \( C_{\text{new}}, R_{\text{new}} = \{\}, \{\} \)
6: for \( \alpha \in \text{accs}_1 \) do
7: if \( \alpha.op == w \) then
8: \( p_1 = \alpha.p \)
9: \( P_2 = \{\text{all unique } \alpha_2.p : \alpha_2 \in \text{accs}_2 \} \)
10: while \( \text{true} \) do
11: \( p_2 = \text{arg max}_{p_2 \in P_2} \{ |prog\_ips[p_2] \setminus C_{\text{new}}| \} \)
12: \( P_2 = P_2 \setminus p_2 \)
13: if \( \max P(\alpha \cap \alpha_2) : \alpha_2.p = p_2 \) then
14: break
15: \( C_{\text{upd}} = prog\_ips[p_2] \cup \alpha.ip \)
16: if \( |C_{\text{upd}} \setminus C_{\text{new}}| > 0 \) then
17: \( r = (p_1, p_2, \alpha.ip, \alpha.m) \)
18: \( R_{\text{new}} = R_{\text{new}} \cup \{r\} \)
19: \( C_{\text{new}} = C_{\text{new}} \cup C_{\text{upd}} \)
20: if \( C_{\text{new}} = C_{\text{max}} \) then
21: break
22: \( \beta \)
23: return \( R_{\text{new}}, C_{\text{new}} \)

where \( \text{cover} \) denotes the set of instruction addresses in \( R \). In practice we build \( R \) directly during analysis and avoid the cost of enumerating possible predicted race in \( R \).

When two sets of conflicting memory accesses with non-intersecting locksets are identified, we take each write access and select a second input to test that will execute as many conflicting accesses as possible with high probability (where at least one of the predicted race probabilities must exceed \( \beta \)). Algorithm 4 describes this procedure.

4. Implementation

We implement PLA in three main components: tracing and probability estimation, lockset analysis and race prediction, and watchpoint-based race checking.

**Tracing.** We perform tracing using the kernel event ring buffer and modify the kernel concurrency sanitizer (kcsan) [7] to record all memory accesses that it would normally check for races using watchpoints. We additionally record all lock events using the kernel’s built-in lock tracing. We base our tracing implementation on kcsan because it incorporates rules to ignore memory accesses that are marked with allowed-to-race macros such as READ_ONCE or WRITE_ONCE. Racing is allowed for many kernel memory accesses, so ignoring these accesses greatly reduces overhead and prevents predicting races that are benign [11].

When tracing we use a modified syzkaller [13] executor that incorporates a barrier after initialization to execute multiple seeds concurrently. We perform tracing on two isolated CPUs, where each executor process is pinned to a distinct CPU, and use a QEMU 6.2.0 VM (although any VM system could be used). When collecting a trace, we first refresh the VM to a fixed snapshot.

**Probability Estimation.** Access lockset probability estimation is performed at the same time as tracing. The traces from each seed are temporally stored in memory and then immediately used to estimate the probabilities of its access locksets. Since traces are much larger than the set of high probability locksets, not writing them to disk greatly reduces overhead. High probability access locksets are then grouped by memory address and gathered from all sampled inputs. This procedure follows a map-reduce paradigm, where tracing and sampling is mapped to each input and results are reduced into a common database of access locksets indexed by memory address.

**Analysis and Race Prediction.** Analysis and race prediction are performed in two parallel stages. First, the linear lockset analysis pass identifies memory addresses that contain racing accesses. These racing memory addresses are then grouped based on possible coverage (i.e., the set of instruction addresses of the access to the memory address). Pairwise lockset analysis and coverage guided race selection is then applied to the access locksets in each group of racing memory addresses. Splitting the analysis into two stages and grouping by coverage allows us to perform each analysis in a fully parallel manner, while still minimizing the number of individual race predictions that need to be checked for full instruction coverage.

When checking pairwise lockset intersections, we set maximum unique locksets threshold, and sample a subset of the access locksets used in analysis when the number of unique locksets exceeds the threshold. In evaluation we set the unique locksets threshold to 1000, which we found takes approximately 2.3 seconds to process. We found that memory addresses with more than 1000 unique locksets in their memory accesses are extremely rare, with only 14 observed out of thousands of racing memory addresses seen in our evaluation (Section 5.6).

**Race Validation.** We confirm predicted races by executing the generated witness schedule and obtain stack traces for the race using preset watchpoints and the same modified syzkaller executor and CPU configuration used in tracing. Race predictions selected for validation are provided in the form \( (p_1, p_2, w.ip, w.addr) \), where \( w.ip \) and \( w.addr \) are the watchpoint instruction address and memory address, and \( p_1 \) is expected to execute the watchpoint with high probability.

5. Evaluation

We address the following research questions in our evaluation:

1) **Security Testing Performance:** Is PLA effective at finding kernel data races that are harmful for kernel security?

2) **Comparison with other Approaches:** How does probabilistic lockset analysis compare to the race prediction methods used by recent kernel concurrency fuzzers?
3) **Probabilistic Analysis and Accuracy**: How accurate are PLA’s race predictions, and how does PLA’s probabilistic analysis compare to standard lockset analysis when run on traces of a seed corpus?

4) **Design Choices**: How do each of the optimizations in PLA’s algorithm design contribute to its performance?

5) **Parameter Choices**: How do the settings for $\beta$ and sample rate effect PLA’s performance?

6) **Scalability**: How well does PLA scale to large numbers of memory accesses and lock events?

**Evaluation Setting.** All experiments are performed on an Ubuntu 22.04 server with Ryzen Threadripper 2970WX CPU and 128Gb of memory.

5.1. Security Testing Performance

**Experimental Setup.** We test Linux Kernel v5.18-rc5 and run PLA on a corpus of 129 thousand syzkaller seeds sourced from [22].

Table 1: Summary of races found by PLA categorized by kernel subsystem. We count data races in terms of unique pairs of racing instructions as well as unique number of variables. We classify a race as harmful based on [50]. We provide a full listing of races in Table 5 in Appendix E.

<table>
<thead>
<tr>
<th>subsystem</th>
<th>instruction pairs</th>
<th>variables</th>
<th>harmful variables</th>
</tr>
</thead>
<tbody>
<tr>
<td>arch/x86</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>drivers/base</td>
<td>4</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>drivers/char</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>drivers/input</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>drivers/misc</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>drivers/net</td>
<td>3</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>drivers/pci</td>
<td>4</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>drivers/scsi</td>
<td>6</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>drivers/tty</td>
<td>21</td>
<td>8</td>
<td>5</td>
</tr>
<tr>
<td>fs</td>
<td>2</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>kernel</td>
<td>13</td>
<td>5</td>
<td>4</td>
</tr>
<tr>
<td>kernel/cgroup</td>
<td>2</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>kernel/events</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>kernel/time</td>
<td>4</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>mm</td>
<td>33</td>
<td>7</td>
<td>3</td>
</tr>
<tr>
<td>net/core</td>
<td>3</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>net/ipv4</td>
<td>8</td>
<td>3</td>
<td>3</td>
</tr>
<tr>
<td>net/llc</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>net/netfilter</td>
<td>2</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>net/unix</td>
<td>2</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>net/xfrm</td>
<td>50</td>
<td>4</td>
<td>4</td>
</tr>
<tr>
<td>security/keys</td>
<td>10</td>
<td>4</td>
<td>2</td>
</tr>
<tr>
<td>sound/core</td>
<td>8</td>
<td>5</td>
<td>3</td>
</tr>
<tr>
<td><strong>Total</strong></td>
<td><strong>183</strong></td>
<td><strong>52</strong></td>
<td><strong>35</strong></td>
</tr>
</tbody>
</table>

**Results.** Table 1 summarizes the results with full details in Table 5 in Appendix E. PLA found 52 unique racing variables and 183 unique pairs of instructions. As prior work has counted data races based on either racing variables or racing pairs, we provide both metrics. We use the number of racing variables based on Krace [50] as well as the number of unique racing pairs of instructions based on Conzzer [26]. For a concrete example, race ID 48 from Table 5 involves a single variable with races detected across 22 unique pairs of memory accesses, so the number of racing variables is 1 and the number of unique racing pairs of instructions is 22.

We classify the data races as harmful or benign based on approach by Xu et al. [50]. Specifically, we declare a race as benign if (i) reads and writes to a racing variable involve different bits or (ii) involve kernel functions where race conditions are acceptable (e.g., random or logging subsystems). In total, we found 35 harmful racing variables and 102 harmful racing instruction pairs. Out of the 35 variables with races, 4 cause memory corruption, 1 leads to information leakage, 1 causes multiple initializations on a data structure, and 29 cause undefined behavior (but with no confirmed immediate security implications). We disclosed the harmful races to Kernel developers and so far 56 races over 9 variables have been patched and one CVE with high (7.0) severity (CVE-2022-3028) has been allocated based on our reports [9].

5.1.1. **Case Studies.** PLA finds data races in heavily-tested core kernel subsystems. We detail two data races with security implications below.

**Out-of-bounds write in net/xfrm.** Figure 6 shows how a data race in networking cryptography algorithm management can cause an out-of-bounds memory write vulnerability. First, at (1), thread A allocates a buffer based on the authentication algorithms list length, which is set to the number of available algorithms in the list. Next, at (2), a concurrent thread B executes the `xfrm_probe_algs` function, which updates the availability of algorithms in the list. However, the buffer size is not increased, so when thread A continues executing at (3), it writes past the bounds of the undersized buffer as it populates the buffer with the available authentication algorithms. This results in an out-of-bounds write vulnerability.

The authentication algorithms list buffer is sent over a socket and therefore can be used as an information leak primitive for kernel heap memory when it is instead oversized during the race (i.e., a concurrent thread decreases the number of available authentication algorithms). This vulnerability has been present in the Linux Kernel since 2013 (v3.14-rc1). We reported this vulnerability and it has been patched and allocated a high severity CVE [9].

**Use after free in mm.** Figure 7 shows how a data race in the kernel list of shared memory pages can cause a use after free vulnerability. First, at (1), thread A inserts a newly added memory page to the main list of shared memory pages. However, inserting the new page to the list and setting its flags is not atomic. This allows a concurrent thread B to continue executing at (3), it writes past the bounds of the list. However, the buffer size is not increased, so when thread A continues executing at (3), it writes past the bounds of the undersized buffer as it populates the buffer with the available authentication algorithms. This results in an out-of-bounds write vulnerability.

We classify the data races as harmful or benign based on approach by Xu et al. [50]. Specifically, we declare a race as benign if (i) reads and writes to a racing variable involve different bits or (ii) involve kernel functions where race conditions are acceptable (e.g., random or logging subsystems). In total, we found 35 harmful racing variables and 102 harmful racing instruction pairs. Out of the 35 variables with races, 4 cause memory corruption, 1 leads to information leakage, 1 causes multiple initializations on a data structure, and 29 cause undefined behavior (but with no confirmed immediate security implications). We disclosed the harmful races to Kernel developers and so far 56 races over 9 variables have been patched and one CVE with high (7.0) severity (CVE-2022-3028) has been allocated based on our reports [9].

5.2. **Comparison with other Approaches**

We evaluate PLA against other recent systems that target data race detection in the kernel based on their ability
5.2.1. Evaluated Approaches. We evaluate against three classes of approaches: Coverage guided concurrency fuzzers with happens-before/lockset dynamic race predictors, alias-analysis-guided race fuzzers, and standard fuzzers with watchpoints.

1.) Concurrency fuzzers. Concurrency fuzzers combine a concurrency coverage guided fuzzing with a hybrid happens-before/lockset dynamic race predictor. Krace [50] and Conzzer [26] are two recent kernel concurrency fuzzers.

Krace is open sourced [10], but the release does not contain any documentation on usage. We attempted to run krace but encountered errors with missing data files that had been previously reported in issue #2 on the github repository [3]. We emailed the Krace authors to report the issue but did not receive a response. Conzzer has a binary-only release available from [5]. We attempted to run Conzzer but encountered several errors that were not addressed in the provided documentation and could not be debugged without access to source code. We emailed the Conzzer authors to report the issue but did not receive a response.

Since we were unable to run either Krace or Conzzer, we emulate a concurrency fuzzer based on Krace’s alias coverage, which we refer to as Alias Fuzzer. We base Alias fuzzer on the descriptions of Krace’s runtimes in [50] and make optimistic assumptions about its performance (i.e., if a race can be detected for given set of seeds, the fuzzer’s race predictor will always identify it without errors).

2.) Targeted Race Fuzzers. Targeted race fuzzers select seeds and schedules designed to trigger specific candidate races predicted by alias analysis on a seed corpus. We consider two targeted race fuzzers, Razzer [25] and Snowboard [22]. Razzer identifies candidate races through static alias analysis, while Snowboard identifies candidate races dynamically by comparing memory accesses between traces, and then performs additional concurrency fuzzing. We evaluate Snowboard because it is more recent (SOSP 2022), incorporates both concurrency fuzzing and targeted race checking, and supports current 5.x linux kernels (Razzer only supports 4.x linux kernels).

3.) Fuzzing with Watchpoints. We additionally evaluate against Syzkaller [13], a standard kernel fuzzer that performs multithreaded fuzzing, using the kernel concurrency sanitizer (kcsan) [7], a watchdog-based data race detector that is deployed for continuous linux kernel testing [12].

5.2.2. Experiment Design. Concurrency testing systems perform two distinct tasks: input generation and concurrency testing on those inputs. In this evaluation we measure concurrency testing performance and control for input generation by running all evaluated systems on a fixed benchmark corpus of 10,000 fuzzer seeds. We run each evaluated system five times for 24hr on the benchmark corpus, and configure each system to fully utilize the server cpu and memory.

For reported races on all evaluated systems races, we filter to ensure the races occur in the executing seed processes (kcsan will sometimes detect races in background processes) and are not allowed by the linux kernel memory model (Snowboard’s race detector can report races that are actually allowed in the linux kernel). For PLA and Snowboard, we include the time for tracing and analysis of the corpus in the results. When evaluating Syzkaller, we initialize it to use the benchmark corpus and disable new seed generation/mutation so that it focuses exclusively on concurrently executing the seeds in the benchmark.

5.2.3. Results and Discussion. Figure 8 shows race finding results for the 24hr run on the 10k seed benchmark. On average, PLA finds 164 races on the benchmark, Syzkaller finds 43 races, Snowboard finds 21 races, and Alias Fuzzer finds 15 races.

PLA’s ability to efficiently and accurately search over the entire corpus to predict races is critical to its good performance on this benchmark. Because it can effectively prioritize high probability races, it finds many races quickly (over 100 in less than an hour after completing its analysis) and is able to able to quickly check predictions with a single execution without resorting to schedule fuzzing.
Snowboard performs analysis on the corpus to identify potential memory communications (PMCs), but unlike PLA does not have any way to estimate if a communication is feasible or potentially racy. As a result it must test many more PMCs for each race found. Snowboard also performs additional concurrency fuzzing based on each PMC, which allows it to reach new states and potentially find additional races, but reduces its throughput when testing. We also tried running Snowboard’s fuzzing stage for a total of 24 hours after it completed its analysis, but in that time it only found two additional races.

The simulated Alias Fuzzer also only finds 15 races on average in the benchmark, in spite of the optimistic assumptions we used in its simulation. This result illustrates the intrinsic hardness of searching a corpus of seed inputs for races using concurrency fuzzing and dynamic race prediction. In total the simulated fuzzer fuzzed 31,900 three seed combinations (each of which exposed new alias coverage, requiring the two minute race prediction check) for a total of 95,700 input pairs searched. However, the total space of possible input pairs for a 10,000 seed corpus is roughly \(10^{10}/2\), more than four orders of magnitude larger. At the rate of the simulated Alias Fuzzer, which we believe to be an optimistic estimate for running concurrency fuzzing and race prediction based on the description in [50], so fully fuzzing and running race prediction on all input pairs in the corpus would take over a year!

Syzkaller with \texttt{kcsan} achieves the next best performance on the benchmark after PLA, although it has performed poorly in prior evaluations on finding races in filesystems [26] and finding specific races associated with CVEs [25]. We hypothesize that Syzkaller’s good performance on this benchmark is due to initialization with a corpus of high quality seeds. Unlike other systems in the benchmark, which test 2 or 3 concurrent inputs at a time, Syzkaller runs 8 fuzzing processes on each vm and checks for races between any of them with \texttt{kcsan}.

![Figure 8: Evaluation of races found over five 24hr runs on benchmark of 10k minimized seeds. On average, PLA finds 164 races in total, Snowboard 21, Alias Fuzzer 15, and Syzkaller with Kcsan finds 43.](image)

Table 2: Comparison of PLA with standard lockset analysis (Lockset) for accuracy predicting which observed memory accesses are racing, analysis runtime, and number of tested predictions per race found (Tests/Race) on benchmarks of 10 to 50 seeds. Because accuracy is evaluated per-access but race predictions are made on pairs of accesses, lockset analysis’s much lower accuracy leads to millions of erroneous predictions. Each race found on the 50 seed benchmarks with lockset analysis requires approximately 6 days of checking predictions in our evaluation setting, compared to roughly 10 seconds for PLA.

<table>
<thead>
<tr>
<th>Metric</th>
<th>Approach</th>
<th>10</th>
<th>20</th>
<th>30</th>
<th>40</th>
<th>50</th>
</tr>
</thead>
<tbody>
<tr>
<td>Accuracy</td>
<td>Lockset</td>
<td>0.997</td>
<td>0.992</td>
<td>0.990</td>
<td>0.989</td>
<td>0.989</td>
</tr>
<tr>
<td></td>
<td>PLA</td>
<td>0.711</td>
<td>0.595</td>
<td>0.561</td>
<td>0.542</td>
<td>0.512</td>
</tr>
<tr>
<td>Runtime (s)</td>
<td>Lockset</td>
<td>28.9</td>
<td>98.9</td>
<td>185.6</td>
<td>321.6</td>
<td>481.8</td>
</tr>
<tr>
<td></td>
<td>PLA</td>
<td>0.7</td>
<td>2.3</td>
<td>4.3</td>
<td>6.8</td>
<td>10.0</td>
</tr>
<tr>
<td>Tests/Race</td>
<td>Lockset</td>
<td>8.1e+04</td>
<td>2.7e+05</td>
<td>5.1e+05</td>
<td>8.1e+05</td>
<td>1.2e+06</td>
</tr>
<tr>
<td></td>
<td>PLA</td>
<td>1.5</td>
<td>2.9</td>
<td>3.0</td>
<td>3.9</td>
<td>4.2</td>
</tr>
</tbody>
</table>

![Figure 9: Impact of ablations on analysis runtime averaged over 5 randomly sampled benchmarks. On benchmarks of 50 seeds, ablations increase PLA’s runtime between \(8.5\times\) and \(21\times\) and cause the analysis to scale superlinearly in the number of seeds.](image)

5.3. Probabilistic Analysis and Accuracy

We evaluate PLA’s accuracy in predicting which observed memory accesses in the traces are racing and compare it to standard lockset analysis. We evaluate on five randomly sampled benchmarks of 50 seeds, and evaluate the scaling of each tested approach on subsets of 10 through 50 seeds from each benchmark set. We use relatively small benchmarks for this study (compared to 10k seed benchmark used in Section 5.2) because the extremely high error rates of standard lockset analysis make testing it on even small benchmarks prohibitively time consuming.

**PLA vs. Lockset Analysis.** Table 2 shows a comparison of PLA with standard lockset analysis with averaged results for analysis accuracy, analysis runtime, and test executions required to find each observed race in the benchmark. The results in Table 2 demonstrate how critical PLA’s probabilistic reasoning is to achieving performance at a scale: when all observed memory accesses are included in the analysis, a significant proportion appear as spurious aliases that access the same memory address in some traces with low probability, but cannot race when executed concurrently with
one another. This causes the analysis runtime to increase drastically and severely reduces the accuracy of the analysis. Since even a small number of seeds perform millions of distinct memory accesses, this results in over 1.2 million incorrect race predictions on average for each race found with standard lockset analysis on the 50 seed benchmarks, compared to 4.2 for PLA.

**PLA Accuracy on 10k Seed Benchmark.** We also evaluate PLA’s accuracy on the 10k seed benchmark used for the systems comparison evaluation in Section 5.2 and find that it runs in 34 minutes, identifies racing instructions with 89.9% accuracy, and requires 12.1 tests on average for each race observed in the benchmark.

### 5.4. Design Choices

We evaluate three of the design optimizations in PLA with ablations: early probability thresholding, two stage linear and pairwise lockset analysis, and coverage optimization in race checking. Figure 9 shows the average analysis runtime of PLA with each of the ablations on the 5 benchmark sets (the ablations do not affect the accuracy of PLA’s race predictions, only runtime). While removing early thresholding has the largest impact on runtime (21× slower than PLA on 50 seeds on average), ablating coverage optimization or two stage linear and pairwise lockset analysis also incurs a significant performance penalty (11× and 8.5× slower on average, respectively). Moreover, each PLA ablation scales superlinearly while PLA’s runtime scaling is linear, so all of PLA’s design optimizations are critical to achieving scalable runtimes on large real world corpuses of thousands of seeds.

### 5.5. Impact of Parameter Choices

**Parameter Choices.** PLA’s performance is governed by two parameters: \( \beta \), the threshold at which access locksets are included in the analysis, and \( N \), the number of samples collected for each input. We evaluated PLA’s accuracy in identifying stable access-locksets while varying the \( N \) and \( \beta \) parameters on the seed benchmarks used in Section 5.2. We tested sample counts of \( N=2, 4, 8, 16 \) and varied \( \beta \) from 0.0 to 1.0 in increments of 0.1 for \( N=8 \) and \( N=16 \), and increments of 0.5 and 0.25 for \( N=2 \) and \( N=4 \), respectively.

Table 3 shows the F1 accuracy for best-performing \( \beta \) setting and sample collection time for each tested \( N \). We found that increasing the samples collected beyond \( N=4 \) only achieves marginal accuracy improvements while significantly increasing sample collection time, therefore we use \( N=4 \) and the associated best \( \beta=0.5 \) setting for all experiments. See Appendix F for detailed results.

### 5.6. Scaling

**Benchmark Corpus Runtime.** We evaluate PLA’s ability to scale to large number’s of memory accesses based on the corpus of 10k inputs used in Section 5.2. As described in Section 4, PLA works in 3 states: tracing and sampling, race prediction analysis, and race checking. Table 4 shows a breakdown of the runtimes and input sizes for each stage in PLA’s pipeline. PLA spends most of its time collecting traces, which is slow due to the large size of traces. Subsequent stages (memory mapping, linear lockset analysis), are much faster because they operate on fewer inputs.

The numbers in Table 4 illustrate that two design optimizations in PLA (Section 3.3) are absolutely critical to its performance: 1.) Applying probability thresholding during initial trace collection reduces the number of events that must handled by the subsequent, more expensive, stages of the analysis by a factor of over 100. 2.) Applying coarse grained linear lockset analysis before running the more precise but expensive pairwise lockset analysis reduces the access locksets that must be processed by pairwise lockset analysis by another factor of 100. Without these two optimizations, running PLA on the same corpus would take at least six days instead of four hours.

**Pairwise Lockset Analysis Scaling.** Since pairwise lockset analysis has a quadratic term for the number of unique locksets on a single address, we also investigate the runtime of PLA relative to locksets and the distribution of unique locksets in the test corpus. For 1000 unique locksets, pairwise lockset analysis takes 2.3 seconds, but over 200 seconds for 10000 unique locksets, as shown in Figure 10a. Therefore, when the access locksets for a single address have more than 1000 unique locksets, we perform pairwise lockset analysis on a sample of the locksets (Section 4).

We found that only a very small number of memory addresses with lock violations have more than 1000 locksets. Figure 10b summarizes these results. We found that out of 3511 memory addresses predicted to be involved in races, only 14 had more than 1000 unique locksets. As has been noted in prior work [32], harmful data races usually involve rarely accessed memory, and all of the harmful races we found involved infrequently used memory addresses.

### 6. Related Work

**Dynamic Race Prediction** Dynamic race prediction identifies possible data races based on concurrent program ex-
Inference happens-before ordering constraints, which limits their ability, but will ignore schedule-dependent races that only occur for specific schedules, since these will appear with low probability in PLA’s sampling. This trade-off allows PLA to be both fast and accurate when performing analysis over billions of trace events, but means that PLA will not find schedule-dependent races, which can still potentially be exploited by attackers.

This naturally begs the question: is it possible to extend PLA to target schedule dependent races, while retaining the benefits in accuracy and scalability from PLA’s probabilistic approach? We believe the answer to this question is yes: the probability of a memory access can also be conditioned on specific partial orderings on the execution schedule (conceptually, a probabilistic happens-before analysis). However, identifying and sampling relevant partial orders on schedules is much more challenging, because the space of possible partial orders on the schedule is exponential. We intend to explore this in future work.

8. Conclusion

We introduce Probabilistic Lockset Analysis (PLA), a form of race prediction analysis specifically designed to address the inherent challenges in predicting races in the kernel. PLA samples execution traces to estimate the probability of races between seeds in a fuzzer corpus, and can resolve predictions with greater precision by taking more samples. We use PLA to find 183 races in core kernel modules and show in an evaluation of kernel race testing methods that PLA finds races at more 3× the rate of comparable systems. Although PLA’s design is motivated by and applied to kernel race prediction, its approach can potentially be applied to testing any system that processes each input on a separate thread or process. We intend to explore applications of PLA’s approach to testing other concurrent applications in future work.

Acknowledgements

We thank our shepherd and the anonymous reviewers for their constructive and valuable feedback. Gabriel Ryan is supported by an NDSEG Fellowship, and Abhishek Shah is supported by an NSF Graduate Research Fellowship. This work is supported partially by NSF grant CNS-21-54874; an NSF CAREER award; a Google Faculty Fellowship; and a Google ASPIRE award. Any opinions, findings, conclusions, or recommendations expressed herein are those of the authors, and do not necessarily reflect those of NSF, NDSEG, or Google.
can be executed concurrently according to a schedule \(s\) to generate a trace \(T\):

\[
trace(P,s) = T
\]

A trace \(T\) is composed of events (denoted \(e\)) that are totally ordered by the schedule \(s\):

\[
T = [e_1, e_2, \ldots]
\]

Each trace event \(e\) is a tuple composed of an executing thread \(p\), relevant memory or lock address \(m\), and operation type \(op\) (read, write, lock acquire, or lock release):

\[
e = (p, m, op) \quad \text{where } op = r | w | acq | rel
\]

We use \(a \in T\) and \(l \in T\) as shorthand for the memory accesses or locks operations in a trace. Other synchronization operations such as forks, joins, and barriers may also be included in a trace. We avoid them here for the sake of clarity.

**Feasible Schedules.** For a schedule to be feasible on a program it must satisfy two ordering constraints: (i) *thread order*, the instructions in each thread must be executed in order and (ii) *synchronization order*, it must not violate the order imposed by synchronization primitives in each thread (e.g., a lock cannot be acquired twice without first being released). We denote a feasible schedule for a program \(P\) as \(\text{feas}_P(s)\).

**Concurrent Events.** Two events are considered *concurrent* in a schedule if their positions in the schedule are interchangeable: either can be executed at a given location without violating either thread order or synchronization order. We define two events as concurrent for a program \(P\) and schedule \(s\) if exchanging their positions does not make the schedule infeasible:

\[
\text{concurrent}_P(e_i, e_j, s) := \text{feas}_P(\text{exchange}(e_i, e_j, s)),
\]

where \(\text{exchange}\) indicates swapping two events in the schedule.

**Data Races.** Two memory accesses are considered a *conflict* if they are both memory accesses to the same address and at least one is a write:

\[
\text{conflicting}(a_i, a_j) := a_i.m = a_j.m \land (a_i.op = w \lor a_j.op = w)
\]

A pair of conflicting memory accesses in a trace is then considered a *data race* for a program \(P\) if they are concurrent in the trace schedule:

\[
\text{race}_P(a_i, a_j) := \text{concurrent}_P(a_i, a_j) \land \text{conflicting}(a_i, a_j)
\]

**Predicted Races.** We denote the set of synchronization primitives that guard two memory accesses by \(\text{sync}\), where two accesses are considered unsynchronized if \(\text{sync}(a_i, a_j) = \emptyset\). Any predicted race will always be on two unsynchronized events:

\[
\text{pred_race}(a_i, a_j) \implies \text{sync}(a_i, a_j) = \emptyset
\]
However, null synchronization is a necessary but not sufficient condition for a race. If any schedule that triggers the race would cause the program not to execute the relevant memory accesses, then the race prediction is a false positive.

**Feasible Races.** For a predicted race to be feasible there must be a feasible schedule under which the two events still appear (i.e., \( P \) still executes the conflicting memory accesses) and race with each other:

\[
\text{feas}\_\text{race}_P(a_i, a_j) := \exists s^* : \text{race}_P(a_i, a_j, s^*) \land \text{feas}(s^*, P)
\]

**Task Definition.** Dynamic race prediction seeks to predict all feasible racing pairs of memory accesses in a trace from program \( P \) executing a given schedule \( s \):

input: \( P \), \( T \)
output: \( a_i, a_j, s^* \) \hspace{1cm} (3)

**Appendix B.**

**Dynamic Race Prediction Approaches**

**Happens Before Analysis.** Happens before analysis uses partial orders defined on memory accesses and synchronization events to perform sound dynamic data race prediction (i.e., predict only feasible races). When a race is predicted between a pair of events a schedule and trace \( s^*, T^* \) must also be found that preserves the read/write happens-before relation in the observed trace \( T \):

\[
\forall r \in T^* : \text{last}\_\text{write}(r, T^*) = \text{last}\_\text{write}(r, T)
\]

where \( \text{last}\_\text{write} \) indicates the most recent write to a read address of \( r \) in a trace.

Preserving the read-write partial order ensures that the program will follow the same execution path for \( s^* \) as the original schedule \( s \). This guarantees that predicted races will be feasible, and has the additional benefit that \( s^* \) can be used as a witness schedule to reproduce the race. However, happens-before analysis requires a reference trace \( T \) in order to define a sound partial order.

**Lockset Analysis.** Lockset analysis ignores the order in the observed trace and instead checks exclusively for commonly held locks on each shared memory access. Ignoring ordering makes lockset analysis *complete* but *unsound*. Any observed memory accesses that can race will be predicted as races, but the predicted races are not guaranteed to be feasible.

The lockset algorithm checks for commonly held locks by performing an intersection over the held locks for each memory access to a given address. It marks a memory access \( a \) as potentially racing if the following condition is met:

\[
\text{lockset}\_\text{violation}(a) := \bigcap_{a \in T} \text{lockset}(a) = \emptyset : a.m = a.m
\]

where \( \text{lockset} \) indicates the set held locks by a thread when a memory access was performed:

\[
\text{lockset}(a) := \{ l : \text{last}\_\text{acqi}(a, T) > \text{last}\_\text{reli}(a, T) \}
\]

and \( \text{last}\_\text{acqi} \) and \( \text{last}\_\text{reli} \) indicate the most recent acqi or rel operation for a lock \( l \) and memory access \( a \) in trace \( T \).

Lockset analysis is fast and scalable because it uses cheap set intersections to perform its analysis. However, it is also prone to extremely high false positive rates, and the races it predicts cannot be checked automatically because it does not generate a witness schedule \( s^* \).
Hybrid Happens-Before Lockset. Therefore, lockset analysis is usually used in conjunction with happens-before analysis [17, 50, 52], which prevents false positives and generates witness schedules for each predicted race.

Appendix C.

Theorem 1 Proof

Theorem 1 statement: For a threshold \( \beta \), relative error bound \( 0 < \delta < 1 \), and two access locksets \( \alpha_1 \) and \( \alpha_2 \) with non-intersecting locksets and random variables \( A_{\alpha_1} \) and \( A_{\alpha_2} \) sampled \( N \) times such that \( \alpha_1, \alpha_2, \beta \) satisfy Eq. 1 and \( P[A_{\alpha_1} = 1 \cap A_{\alpha_2} = 1] \geq \beta \), then with probability \( e^{-\delta^2 N \beta / (2-\delta)} \), the probability of a false positive is bounded by:

\[
P[A_{\alpha_1} = 0 \cup A_{\alpha_2} = 0] < 1 - \beta (1 + \delta)
\]

Proof. Let \( A \) be a random variable such that

\[
A = \begin{cases} 
1 & \text{if } A_{\alpha_1} = A_{\alpha_2} = 1 \\
0 & \text{otherwise}
\end{cases}
\]

and \( \mu = E[A] < \beta \) and let \( \hat{\delta} = \frac{\beta(1+\delta) - \mu}{\mu} \). Let \( A_i \) be sample of \( A \) that is obtained by independently sampling \( A_{\alpha_1} \) and \( A_{\alpha_2} \). Then probability of the false positive rate exceeding \( 1 - \beta (1 + \delta) \) for \( A_{\alpha_1} \) and \( A_{\alpha_2} \) is given by:

\[
P \left[ \sum_i^N A_i \geq N \beta (1 + \delta) \right] = P \left[ \sum_i^N A_i \geq N \mu (1 + \delta) \right]
\]

We apply the Chernoff bound [14] on \( \mu \) and \( \hat{\delta} \):

\[
P \left[ \sum_i^N A_i \geq N \mu (1 + \delta) \right] \leq e^{-\hat{\delta}^2 N \mu / (2-\delta)}
\]

From this we obtain a bound in terms of \( \beta \) and \( \delta \):

\[
e^{-\hat{\delta}^2 N \mu / (2-\delta)} < e^{-\delta^2 N \beta / (2-\delta)}
\]

\( \square \)

Appendix D.

Theorem 2 Proof

Theorem 2 statement: For a threshold \( \beta \), relative error bound \( 0 < \delta < 1 \), and two access locksets \( \alpha_1 \) and \( \alpha_2 \) with non-intersecting locksets and random variables \( A_{\alpha_1} \) and \( A_{\alpha_2} \) sampled \( N \) times such that \( \alpha_1, \alpha_2, \) do not satisfy equation 1 and \( P[A_{\alpha_1} = 1 \cap A_{\alpha_2} = 1] \geq \beta \), then with probability \( e^{-\delta^2 N \beta^2/2} \), the probability of a false negative is bounded by:

\[
P[A_{\alpha_1} = 1 \cap A_{\alpha_2} = 1] < \beta (1 - \delta)
\]

Proof. Let \( A \) be a random variable such that

\[
A = \begin{cases} 
1 & \text{if } A_{\alpha_1} = A_{\alpha_2} = 1 \\
0 & \text{otherwise}
\end{cases}
\]

and \( \mu = E[A] > \beta \) and let \( \hat{\delta} = -\frac{\beta(1-\delta) - \mu}{\mu} \). Let \( A_i \) be sample of \( A \) that is obtained by independently sampling \( A_{\alpha_1} \) and \( A_{\alpha_2} \). Then probability of the false negative rate exceeding \( \beta (1 - \delta) \) for \( A_{\alpha_1} \) and \( A_{\alpha_2} \) is given by:

\[
P \left[ \sum_i^N A_i \leq N \beta (1 - \delta) \right] = P \left[ \sum_i^N A_i \leq N \mu (1 - \delta) \right]
\]

We apply the Chernoff bound on \( \mu \) and \( \hat{\delta} \):

\[
P \left[ \sum_i^N A_i \leq N \mu (1 - \delta) \right] \leq e^{-\hat{\delta}^2 N \mu / 2}
\]

From this we obtain a bound in terms of \( \beta \) and \( \delta \):

\[
e^{-\hat{\delta}^2 N \mu / 2} < e^{-\delta^2 N \beta^2/2}
\]

\( \square \)

Appendix E.

Data Races Found by PLA

Table 5 lists all of the races found by PLA in our evaluation.

Appendix F.

Impact of Parameter Choices

We evaluate PLA’s access lockset classification accuracy on seeds drawn from the benchmark corpus used in Section 5.2. For each seed, we vary the threshold parameter \( \beta \) used to classify consistent access locksets and number of samples used to estimate access lockset probabilities. We then measure on a set of test samples whether the predicted stable access locksets are present in each sample.

Figure 11 shows ROC curves that illustrate the tradeoff in True Positive Rate (ratio of predicted access locksets present in each test sample) and False Positive Rate (ratio of predicted access locksets not present each test sample) when varying the threshold parameter \( \beta \) for different numbers of samples, based on 5 randomly selected seed benchmarks used in 5.4. Standard deviations over the 5 seed benchmarks are also shown. Increasing the number of samples allows PLA to learn a better classifier with more consistent performance (i.e., lower std. deviation), but at a cost of increased sampling time, which we show in Section 5.6 is the most time consuming stage of PLA. In practice when running PLA we use 4 samples with \( \beta = 0.5 \), which provides a good tradeoff between accuracy and runtime.

Access Lockset Distribution. Figure 12 shows PLA’s sampling classification on the distribution of access locksets probabilities, where access locksets with probability exceeding \( \beta \) are marked orange. PLA is effective because the vast majority of access locksets (\( > 99.9\% \)) occur with very low probability (\( < 1.0\% \)), therefore only predicting races when the relevant access locksets have high probability is critical to making accurate race predictions without overwhelming numbers of false positives.
Table 5: Full Listing of Races found by PLA. Note that, for the variable column, we list the macro when LLVM instrumentation failed to identify the corresponding source code variable.

<table>
<thead>
<tr>
<th>ID</th>
<th>subsystem</th>
<th>variable</th>
<th>number of instruction pairs</th>
<th>category</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>kernel</td>
<td>variable: ns-&gt;pid_allocated</td>
<td>1</td>
<td>harmful</td>
</tr>
<tr>
<td>1</td>
<td>kernel</td>
<td>variable: nr_threads</td>
<td>2</td>
<td>harmful</td>
</tr>
<tr>
<td>2</td>
<td>kernel</td>
<td>variable: lowest_to_date</td>
<td>1</td>
<td>harmful</td>
</tr>
<tr>
<td>3</td>
<td>kernel</td>
<td>macro: pr_info_once</td>
<td>8</td>
<td>benign</td>
</tr>
<tr>
<td>4</td>
<td>kernel/time</td>
<td>macro: printk_once</td>
<td>4</td>
<td>benign</td>
</tr>
<tr>
<td>5</td>
<td>kernel/group</td>
<td>variable: cgrp_df1_visible</td>
<td>2</td>
<td>harmful</td>
</tr>
<tr>
<td>6</td>
<td>kernel</td>
<td>variable: audit_cmd_mutex.owner</td>
<td>2</td>
<td>harmful</td>
</tr>
<tr>
<td>7</td>
<td>kernel/events</td>
<td>variable: sysctl_perf_event_sample_rate</td>
<td>1</td>
<td>harmful</td>
</tr>
<tr>
<td>8</td>
<td>mm</td>
<td>variable: proc_nr_populated</td>
<td>1</td>
<td>harmful</td>
</tr>
<tr>
<td>9</td>
<td>mm</td>
<td>macro: pr_warn_once</td>
<td>21</td>
<td>benign</td>
</tr>
<tr>
<td>10</td>
<td>mm</td>
<td>variable: h-&gt;resv_huge_pages</td>
<td>4</td>
<td>benign</td>
</tr>
<tr>
<td>11</td>
<td>mm</td>
<td>variable: h-&gt;free_huge_pages</td>
<td>3</td>
<td>benign</td>
</tr>
<tr>
<td>12</td>
<td>mm</td>
<td>variable: h-&gt;nr_huge_pages</td>
<td>2</td>
<td>harmful</td>
</tr>
<tr>
<td>13</td>
<td>mm</td>
<td>variable: h-&gt;surplus_huge_pages</td>
<td>1</td>
<td>benign</td>
</tr>
<tr>
<td>14</td>
<td>mm</td>
<td>variable: ksm_run</td>
<td>1</td>
<td>harmful</td>
</tr>
<tr>
<td>15</td>
<td>fs</td>
<td>variable: loop_check_gen</td>
<td>2</td>
<td>harmful</td>
</tr>
<tr>
<td>16</td>
<td>security/keys</td>
<td>variable: key_gc_next_run</td>
<td>2</td>
<td>harmful</td>
</tr>
<tr>
<td>17</td>
<td>security/keys</td>
<td>variable: user-&gt;qnkeys</td>
<td>3</td>
<td>benign</td>
</tr>
<tr>
<td>18</td>
<td>security/keys</td>
<td>variable: user-&gt;qnbytes</td>
<td>4</td>
<td>benign</td>
</tr>
<tr>
<td>19</td>
<td>security/keys</td>
<td>variable: ns-&gt;persistent_keyring_register</td>
<td>1</td>
<td>benign</td>
</tr>
<tr>
<td>20</td>
<td>arch/x86</td>
<td>macro: alternative_call_2</td>
<td>1</td>
<td>benign</td>
</tr>
<tr>
<td>21</td>
<td>drivers/pci</td>
<td>variable: vga_arbiter_used</td>
<td>4</td>
<td>harmful</td>
</tr>
<tr>
<td>22</td>
<td>drivers/tty</td>
<td>variable: vt_dont_switch</td>
<td>2</td>
<td>harmful</td>
</tr>
<tr>
<td>23</td>
<td>drivers/tty</td>
<td>variable: shift_state</td>
<td>1</td>
<td>harmful</td>
</tr>
<tr>
<td>24</td>
<td>drivers/tty</td>
<td>variable: kbd-&gt;ledflagstate</td>
<td>4</td>
<td>harmful</td>
</tr>
<tr>
<td>25</td>
<td>drivers/tty</td>
<td>variable: kbd-&gt;kbdmode</td>
<td>6</td>
<td>benign</td>
</tr>
<tr>
<td>26</td>
<td>drivers/tty</td>
<td>variable: kbd-&gt;default_ledflagstate</td>
<td>4</td>
<td>benign</td>
</tr>
<tr>
<td>27</td>
<td>drivers/tty</td>
<td>variable: kbd-&gt;modeflags</td>
<td>2</td>
<td>benign</td>
</tr>
<tr>
<td>28</td>
<td>drivers/tty</td>
<td>variable: do_poke_blanked_console</td>
<td>1</td>
<td>harmful</td>
</tr>
<tr>
<td>29</td>
<td>drivers/tty</td>
<td>variable: want_console</td>
<td>1</td>
<td>harmful</td>
</tr>
<tr>
<td>30</td>
<td>drivers/char</td>
<td>variable: last_value</td>
<td>2</td>
<td>benign</td>
</tr>
<tr>
<td>31</td>
<td>drivers/base</td>
<td>variable: fwFallback_config.loading_timeout</td>
<td>4</td>
<td>harmful</td>
</tr>
<tr>
<td>32</td>
<td>drivers/misc</td>
<td>variable: context-&gt;notify</td>
<td>1</td>
<td>harmful</td>
</tr>
<tr>
<td>33</td>
<td>drivers/scsi</td>
<td>macro: pr_err_once</td>
<td>6</td>
<td>benign</td>
</tr>
<tr>
<td>34</td>
<td>drivers/net</td>
<td>variable: crc_force</td>
<td>3</td>
<td>harmful</td>
</tr>
<tr>
<td>35</td>
<td>drivers/input</td>
<td>variable: input_devices_state</td>
<td>1</td>
<td>harmful</td>
</tr>
<tr>
<td>36</td>
<td>sound/core</td>
<td>variable: card_requested[card]</td>
<td>2</td>
<td>harmful</td>
</tr>
<tr>
<td>37</td>
<td>sound/core</td>
<td>variable: client_usage.cur</td>
<td>2</td>
<td>benign</td>
</tr>
<tr>
<td>38</td>
<td>sound/core</td>
<td>variable: client_usage.peer</td>
<td>1</td>
<td>benign</td>
</tr>
<tr>
<td>39</td>
<td>sound/core</td>
<td>variable: num_queues</td>
<td>2</td>
<td>harmful</td>
</tr>
<tr>
<td>40</td>
<td>sound/core</td>
<td>variable: max_midi_devs</td>
<td>1</td>
<td>harmful</td>
</tr>
<tr>
<td>41</td>
<td>net/core</td>
<td>variable: warned</td>
<td>3</td>
<td>benign</td>
</tr>
<tr>
<td>42</td>
<td>net/llc</td>
<td>variable: llc_ui_sap_last_autoport</td>
<td>2</td>
<td>benign</td>
</tr>
<tr>
<td>43</td>
<td>net/netfilter</td>
<td>variable: table-&gt;handle</td>
<td>2</td>
<td>harmful</td>
</tr>
<tr>
<td>44</td>
<td>net/lpv4</td>
<td>variable: tcp_md5sig_pool_populated</td>
<td>1</td>
<td>harmful</td>
</tr>
<tr>
<td>45</td>
<td>net/lpv4</td>
<td>variable: challenge_timestamp</td>
<td>2</td>
<td>harmful</td>
</tr>
<tr>
<td>46</td>
<td>net/lpv4</td>
<td>variable: ca-&gt;flags</td>
<td>5</td>
<td>harmful</td>
</tr>
<tr>
<td>47</td>
<td>net/xfrm</td>
<td>variable: idx_generator</td>
<td>3</td>
<td>harmful</td>
</tr>
<tr>
<td>48</td>
<td>net/xfrm</td>
<td>variable: aalg_list[i].available</td>
<td>22</td>
<td>harmful</td>
</tr>
<tr>
<td>49</td>
<td>net/xfrm</td>
<td>variable: ealg_list[i].available</td>
<td>21</td>
<td>harmful</td>
</tr>
<tr>
<td>50</td>
<td>net/xfrm</td>
<td>variable: calg_list[i].available</td>
<td>4</td>
<td>harmful</td>
</tr>
<tr>
<td>51</td>
<td>net/unix</td>
<td>variable: user-&gt;unix_inflight</td>
<td>2</td>
<td>harmful</td>
</tr>
</tbody>
</table>