

# Generating Fast Circuits

Esterel's semantics match hardware. Tra is straightforward.

Nice feature: state space is well-defined hierarchical (e.g., due to abort and conc

Enables a hierarchical state assignment/synthesis procedure.

High-level Synthesis I

# An Overview of Esterel

Synchronous model of time: implicit glot

Communication through wire-like signals

Two flavors of statement:

<b>Combinational</b>	<b>Sequential</b>
<i>Execute in one cycle</i>	<i>Take multiple cyc</i>
emit	pause
present / if	await
loop	sustain

High-level Synthesis I

# High Level Synthesis from Synchronous Language Es

Raising the level of abstraction above RT

Prof. Stephen A. Edwards

Students: Cristian Soviani, Jia Zeng (20

Mike Kishinevsky, Intel

We intend to make Esterel a viable hard description language for control-dominat systems by developing a compiler that p optimized circuits from it.

High-level Synthesis I

# A State Assignment Examp

```

abort
[
  await A; await B
  ||
  await C
]
when D;
emit E;
pause;
[
  await F
  ||
  await G
]

```



High-level Synthesis I

# Basic Circuit Generation

```

loop
emit A; await C;
emit B; pause
end

```



High-level Synthesis I

# Verilog More Verbose Than

```

loop
  await
  case [icu_miss and
    not cacheable] do
    await [normal_ack or er
  end
  case [icu_miss and
    cacheable] do
    abort
    await 4 normal_ack;
    when error_ack
  end
  case [pcsu_powerdown and
    not jmp_e and
    not valid_diag_winc
    await [pcsu_powerdown a
      not jmp_e]
  end;
end;
pause
end

```

High-level Synthesis I

# Hierarchical States

```

abort
[
  await A; await B
  ||
  await C
]
when D;
emit E;
pause;
[
  await F
  ||
  await G
]

```

High-level Synthesis I

# Basic Circuit Generation

Berry's technique [1992] works, but is fair inefficient:

- Many combinational redundancies. E present A then emit B end; present C then emit D end produces two redundant OR gates
  - Many sequential redundancies One flop per pause can be very wast
- Touati, Toma, Sentovich, and Berry [1993–1997] proposed techniques to eliminate many, but requires reachat space and only works on circuit.

High-level Synthesis I

# Why is Esterel More Succin

Verilog: Esterel

```


REQ_STATE2: begin
  if (normal_ack) begin
    next_state = FILL_4TH_WD;
  end
  else if (error_ack) begin
    next_state = IDLE ;
  end
  else next_state = cur_state;
end

```

- Esterel provides cross-clock control-
- State machine logic represented imp
- Higher-level constructs like await

High-level Synthesis I

## Machines running in lock-s



This generated many sequential don't-ca were slowing the logic.

High-level Synthesis In


## Local Redundancy

Locally redundant constructs:

```
pause;
sustain S
```


equivalent to

```
loop
  pause;
  emit S
end loop
```



High-level Synthesis In

## Five Simple FSMs




```
abort
[
  await A; await B
  ||
  await C
]
when D;
emit E;
pause;
[
  await F
  ||
  await G
]
```

High-level Synthesis In

## Sequential Redundancy

Signal emitted in a cycle where it is never




```
% during first cycle :
% * start sustaining pWREQ: on the next cycle, we
% shall have WREQ and DMA address ready cycle a
% * prepare Lca drive for next cycle

emit pLcaDrives;
await tick;
% setup data path from pam to host
emit pPamDrives;
% ...
emit pHostDrives;
```

High-level Synthesis In

## Simple Sequential Don't-Ca

```
loop
  await ConflictOnSEL;
do
  every immediate SEL do
    emit RejectSEL
  end
  watching AcceptSEL
end loop
```



Needed to know that ConflictOnSEL was present in the first cycle.

High-level Synthesis In

## Encoding Experiment

What does it take to select a good encoding

Compared expensive automatic flow

V5 → SIS with sequential optimization

to human cleverness

CEC → manual encoding → SIS (combination)


High-level Synthesis In

## Results

example	size	method	levels	LUTs	I
graycounter	91	V5 + blifopt	5	66	
		manual	4	51	
abcdef	142	V5 + blifopt	5	114	
		manual	3	128	
mem-ctrl	80	V5 + blifopt	3	24	
		CEC + comb	3	52	
		CEC + blifopt	3	27	
		manual	2	31	
mem-ctrl2	36	Original VHDL	2	17	
		V5 + blifopt	2	17	
		CEC + comb	2	23	
		CEC + blifopt	2	18	
		manual	2	14	
tcint	689	JEDI + comb	2	14	
		V5 + blifopt	5	93	
		manual	3	118	

High-level Synthesis In

## Equivalent States, Redundancy



High-level Synthesis In

## Discoveries

Many local optimizations possible

Matching SIS required knowing some state reachability

Really need a combination of both for quality results


High-level Synthesis In

## Overall Algorithm

- Registers become nodes with  $-p$  delay (negative clock period)
- Compute "complex" arrival times for each node.
  - Bellman-Ford relaxation algorithm on cyclic graph.
  - Number of variants pruned aggressively.
- Reconstruct the circuit: choose variables at each node that satisfies these arrival times
- Run normal retiming.


High-level Synthesis In

## More aggressive decompo




High-level Synthesis In

## Shannon Decomp. for Reti



High-level Synthesis In


## Delay/area tradeoff: 128-bit



Fast: 24s to compute 120 points (88s to compute 250 points)


High-level Synthesis In

## "Tech mapping" Shannon



High-level Synthesis In

## Shannon Decomposition




High-level Synthesis In

## ISCAS benchmark results

	reference		retimed		Sh. + ret.	
	period	area	period	area	period	area
s510	8	184	8	203	8	203
s641	11	115	10	147	8	210
s713	11	118	10	150	9	212
s820	7	206	7	258	7	258
s832	7	217	6	235	6	234
s838	10	154	11	235	8	373
s1196	9	265	9	443	9	444
s1423	24	498	19	559	13	846
s1488	6	453	6	485	6	484
s1494	6	456	6	488	6	487
s9234	11	662	9	851	7	1037


High-level Synthesis In

## "Tech mapping" Shannon



High-level Synthesis In

## After Retiming



High-level Synthesis In

## Publications 1

Stephen A. Edwards.  
SHIM: A Language for Hardware/Software Integration  
In *Proceedings of Synchronous Languages, Application Programming (SLAP)*, Edinburgh, Scotland, April 2003.

Stephen A. Edwards.  
The challenges of hardware synthesis from C-like languages  
In *Proceedings of Design Automation and Test in Europe (DATE)*, Munich, Germany, March 2005.

Jia Zeng, Cristian Soviani, and Stephen A. Edwards.  
Generating Fast Code from Concurrent Program Dependency Graphs.  
In *Proceedings of the ACM SIGPLAN/SIGBED Conference on Languages, Compilers, and Tools for Embedded Systems (LCTES)*, Washington, DC, June 2004.

High-level Synthesis In

## Deliverables

The Columbia Esterel Compiler

<http://www1.cs.columbia.edu/~s>

V5-compliant open-source Esterel compiler

Backends for C, Verilog, BLIF, and VHDL

Written in C++

Source and Linux binaries available

High-level Synthesis In

## Publications 2

Stephen A. Edwards, Vimal Kapadia, and Michael H. Veith.  
Compiling Esterel into Static Discrete-Event Code.  
In *Proceedings of Synchronous Languages, Application Programming (SLAP 2004)*, Barcelona, Spain, March 2004.

Stephen A. Edwards.  
Making Cyclic Circuits Acyclic.  
In *Proceedings of the 40th Design Automation Conference (DAC 2003)*, Anaheim, California, June 2-6, 2003. pp. 159-164.

Stephen A. Edwards.  
Compiling Concurrent Languages for Sequential Processors.  
*ACM Transactions on Design Automation of Electronic Systems (TODAES)* 8(2):141-187, April 2003.

High-level Synthesis In

## Last Year's Accomplishments

- LCTES paper on software backend
- IWLS paper on state-encoding experiments (submitted)
- IWLS paper on Shannon for Retiming (submitted)
- SLAP paper on SHIM language for hardware/software codesign
- IWLS paper on hardware synthesis for FPGAs
- LCTES paper on language for device synthesis

High-level Synthesis In

## Next Year's Goals

- Shannon/Retiming flow on higher-level models
- Improved Shannon area synthesis
- Peephole state optimization algorithm
- Global, approximate reachability algorithm

High-level Synthesis In