

Cristian Soviani and Stephen A. Edwards, Columbia University

Question: Can we use the high-level information in Esterel source to generate efficient control circuits?



Approach: Manually optimize circuits generated by a syntax-directed translation and understand what insight was needed.



loop
await ConflictOnSEL;
do
 every immediate SEL do
 emit RejectSEL
end
watching AcceptSEL
end loop

Optimization: Merge initial state with later states. Legal only because actions in later state never occur in first cycle.

trap AckReceived in
 await tick;
 sustain TCRegOutCkDis
||
 await immediate ACK;



Turbochannel Bus Controller (tcint)

pause; % to avoid problems at boot time! loop await % DMA request or SEL case immediate [Fo_HF and DMAWrAddrRdy] do run DMA_WRITE case immediate [not Fi_HF and DMARdAddrRdy] do run DMA_READ case immediate SEL do % SEL : decode opcode emit TagFlag; trap ReadSharedEnd, WriteSharedEnd in present [SEL and WRITE and not ADB24 and ADB23 and not ADB22] then run WPOM else present [SEL and not WRITE and not ADB24 and ADB23 and not ADB22] then run RPOM; exit ReadSharedEnd else present [SEL and WRITE and ADB24] then run WPAM else present [SEL and not WRITE and ADB24] then run RPAM; exit ReadSharedEnd else present [SEL and WRITE and not ADB24 and ADB23 and ADB22] then run WFIFO else present [SEL and not WRITE and not ADB24 and ADB23 and ADB22] then run RFIFO; exit ReadSharedEnd else present [SEL and not WRITE and not ADB24 and not ADB23 and not ADB22] then run RROM; exit ReadSharedEnd else present [SEL and WRITE and not ADB24 and not ADB23 and ADB22] then run WLCA else present [SEL and not WRITE and not ADB24 and not ADB23 and ADB22] then run RLCA: exit ReadSharedEnd else halt end end end end end end end handle ReadSharedEnd do % drive final data word on next cycle emit pDriveTBC; pause; % send RDY and pHostDrives, wait one cycle emit RDY; emit pHostDrives; pause end trap end await end loop

Optimization: Form product machine because parallel machines actually operate in lock-step.

Optimization: Remove redundant signal emission known never to be "heard."



Optimization: Merge equivalent states because leaving them separate requires substantial, slow decoding logic just before the most critical, complex set of decisions in the machine. exit AckReceived
end trap;

X=1

Optimization: Merge adjacent equivalent states. Classical state minimization induced by natural, but unfortunate coding style.

Experimental Results					
example	lines	synthesis	levels	look-up	latches
	of code	method	of logic	tables	
graycounter	91	V5 + blifopt	5	66	27
		manual	4	51	17
abcdef	142	V5 + blifopt	5	114	25
		manual	3	128	8
mem-ctrl	80	V5 + blifopt	3	24	16
		CEC + comb	3	52	17
		CEC + blifopt	3	27	15
		manual	2	31	13
		Original VHDL	2	17	11
mem-ctrl2	36	V5 + blifopt	2	17	8
		CEC + comb	2	23	9
		CEC + blifopt	2	18	8
		manual	2	14	3
		JEDI + comb	2	14	3
tcint	689	V5 + blifopt	5	93	52
		manual	3	118	52

Answer: Effective optimization required both local and global information.

Semi-global reachable state information crucial to get best results.