

The 6502: After Commodore



Bill Mensch
Founder, Chairman &
President
The Western Design Center




Stephen A. Edwards
Associate Professor
Columbia University



III ● III
MCS 6501
4575

A photograph of a gold-colored integrated circuit chip, specifically an MCS 6501, mounted on a white printed circuit board. The chip has a square shape with rounded corners and a metal lead frame. The text "MCS 6501" and "4575" is printed on the top surface of the chip. Above the text is a small logo consisting of three vertical bars, a circle, and three horizontal bars.

W65C02SOC64 Functional Block Diagram



Data RAM
\$0000-\$1FFF

Code RAM
\$8000-\$9FFF



W65C02RTL
MPU

The diagram illustrates the memory architecture of a W65C02RTL MPU. It features two RAM blocks at the top: Data RAM (address range \$0000-\$1FFF) and Code RAM (address range \$8000-\$9FFF). The MPU is represented by a large teal box at the bottom. Arrows indicate the following connections: a single arrow pointing into the left side of the MPU, a single arrow pointing into the right side of the MPU, two arrows pointing upwards into the bottom-left corner of the MPU, and a double-headed arrow connecting the bottom-center of the MPU to the bottom-center of the Code RAM block.

Code RAM
\$8000-\$9FFF

W65C02RTL
MPU


PROGRAMMING MODEL





MOS TECHNOLOGY INC.






WDC



Microcircuits

CMOS Communications Terminal Unit (Telecommunication Microcomputer)

Block Diagram





ARM

Adaptive NETWORKS

Commodore

ECNX DEVELOPMENTS

GTE

hynix

HYUNDAI

Honeywell

ITT
Engineered for life

L'ORÉAL

Mitel

MOS TECHNOLOGY, INC.

mosart

MEGAWIN

MYTEK

Nintendo

NORTEL
NORTHERN TELECOM

nuvoTon

ON Semiconductor

PACESETTER TECHNOLOGY

Pioneer

plessey

RICOH
imagine. change.

Rockwell International

SANYO

SEIKO

SIEMENS

Sitronix

ST. JUDE MEDICAL
MORE CONTROL. LESS RISK


Synertek Systems Corp.

TDK TDK-Micronas GmbH

Western Digital

YAMAHA

xerox





IP Data Deliverables


WDC provides the following Data Deliverables in our technology transfer.

Hard Core	
GDSII Mask Files	✓
GDSII Schematic Files	✓
GDSII Hard Core Flowchart	✓
Spice Extracted Netlist	✓
CDL Netlist for LVS	✓
Mask ROM files	N/A
Verilog Structural Gate Netlist	✓












2. BLOCK DIAGRAM



4. APPLICATION FIELD

- Intelligent education toys

3. FEATURES

- 8-bit microprocessor
- Provides 80K-byte ROM for program and audio data
- 128-byte working SRAM
- Software-based audio processing
- Wide operating voltage: 2.4V - 3.6V @ 4.0MHz
3.6V - 5.5V @ 6.0MHz
- Supports Crystal Resonator or Rosc
(with Mask option)
- Max. CPU clock: 4.0MHz @ 2.4V - 3.6V
6.0MHz @ 3.6V - 5.5V
- Standby mode (Clock Stop mode) for power savings.
Max. 2 μ A @ 5.0V
- 500ns instruction cycle time @ 4.0MHz CPU clock
- Provides 20 general I/Os

```
;
; Normal task scan of sensors and timers.
```

```
;
Ck_bored:
```

```
    LDA    Bored_timer ;ck if bored ... =0
    BNE    Ck_tsk1      ;jump if not bored
```

```
; Currently uses 4 tables, one for each age.
```

```
    LDA    #Bored_split      ;get random/sequential split
    STA    IN_DAT            ;save for random routine
```

```
    LDX    #Seq_bored        ;get number of sequential selections
    LDA    #Ran_bored        ;get number of randoms
    JSR    Ran_seq           ;go decide random/sequential
    BCS    Bored_ran        ;Random mode when carry SET
```

```
    LDX    Bored_count      ;save current
    INC    Bored_count      ;if not then next table entry
    LDA    Bored_count      ;get
    CLC
    SBC    #Seq_bored-1     ;ck if > assignment
    BCC    Bored_side      ;jump if <
```




THE WESTERN DESIGN CENTER, INC.

March 18, 2024

W65C134S Datasheet

1 INTRODUCTION

The WDC W65C134S microcontroller is a complete fully static 8-bit computer fabricated on a single chip using a low power CMOS process. The W65C134S has been developed with life support features recommended by medical electronics firms. The Serial Interface Bus (SIB) was designed for an in-the-human-body token passing local area network (LAN) for eight (8) networked controllers.

This product description assumes that the reader is familiar with the W65C02S CPU hardware and programming capabilities. Refer to the [W65C02S Datasheet](#), [Programming the 65816: Including the 6502, 65C02 and 65802](#) and [W65C134SXB Single Board Computer \(SBC\)](#) for more information.

Figure 7-1 W65C134S Block Diagrams





Figure 7-6 Serial Interface Bus (SIB) Block Diagram