High-Level Languages
for
Device Drivers

Stephen A. Edwards

Columbia University

Intel, Hillsboro, Oregon, March 16, 2012
Between a Rock and a Hard Place
Between a Rock and a Hard Place

Operating System

Device Driver

Hardware
A Major Source of Bugs

“These graphs show that driver code is the most buggy, both in terms of absolute number of bugs (as we would suspect from its size) and in terms of error rate.”

Chou et al. [SOSP 2001]

Fault with highest rate: “release acquired locks, do not double-acquire locks”
Drivers Run in Kernel Mode...Unfortunately

A problem has been detected and windows has been shut down to prevent damage to your computer.

The problem seems to be caused by the following file: nv4_disp

If this is the first time you've seen this stop error screen, restart your computer. If this screen appears again, follow these steps:

The device driver got stuck in an infinite loop. This usually indicates problem with the device itself or with the device driver programming the hardware incorrectly.

Please check with your hardware device vendor for any driver updates.

Technical information:

*** STOP: 0x0000000EA (0x8A16BD58, 0x880A1F60, 0xF78C2CBC, 0x00000001)
nv4_disp
Beginning dump of physical memory
Physical memory dump complete.
Contact your system administrator or technical support group for further assistance.
10s of OSes; Tens of Thousands of Devices

My Linux distribution recognizes 12000 USB devices and 16000 PCI devices
#include "stddcls.h"
#include "driver.h"
#include "version.h"

DFWSTATUS EvtDriverDeviceAdd(DFWDRIVER hDriver, DFWDEVICE hDevice);
VOID EvtDriverUnload(DFWDRIVER hDriver);

#pragma PAGEDCODE
extern "C" NTSTATUS DriverEntry(PDRIVER_OBJECT DriverObject, PUNICODE_STRING RegistryPath)
{
    PAGED_CODE();
    DfwTraceDbgPrint(DRIVERNAME "\n  \_\_\_Version\%d.%2.d.%3.\d_\%s\n", VERMAJOR, VERMINOR, BUILD, __DATE__, __TIME__);
    DFW_DRIVER_CONFIG config = {sizeof(DFW_DRIVER_CONFIG)};
    config.DeviceExtensionSize = 0;
    config.RequestContextSize = 0;
    config.Events.EvtDriverDeviceAdd = EvtDriverDeviceAdd;
    config.Events.EvtDriverUnload = EvtDriverUnload;
    config.DriverInitFlags = 0;
    config.LockingConfig = DfwLockingDevice;
    config.ThreadingConfig = DfwThreadingAsynchronous;
    config.SynchronizationConfig = DfwSynchronizationNone;
    DFWDRIVER Driver;
    DFWSTATUS status = DfwDriverCreate(DriverObject, RegistryPath, NULL, &config, &Driver);
    if (!NT_SUCCESS(status))
        DfwTraceError(DRIVERNAME "\n  \_\_\_DfwDriverCreate_failed\_\_\%X\n", status);
    return status;
}

#pragma LOCKEDCODE
DFWSTATUS EvtDriverDeviceAdd(DFWDRIVER hDriver, DFWDEVICE hDevice)
{
    DfwTraceDbgPrint(DRIVERNAME "\n  \_\_\_EvtDriverDeviceAdd\_\_\entered\_\_\_\%d\n", KeGetCurrentIrql());
    DFWSTATUS status;
    status = DfwDeviceInitialize(hDevice);
    if (!NT_SUCCESS(status))
        DfwTraceError(DRIVERNAME "\n  \_\_\_DfwDeviceInitialize_failed\_\_\%X\n", status);
    return status;
}

DFW_FDO_EVENT_CALLBACKS callbacks;
DFW_FDO_EVENT_CALLBACKS_INIT(&callbacks);
status = DfwDeviceRegisterFdoCallbacks(hDevice, &callbacks);
if (!NT_SUCCESS(status))
    DfwTraceError(DRIVERNAME "\n  \_\_\_DfwDeviceRegisterFdoCallbacks\_\_\_\%X\n", status);
return status;
}

#pragma PAGEDCODE
VOID EvtDriverUnload(DFWDRIVER Driver)
{
    PAGED_CODE();
    DfwTraceDbgPrint(DRIVERNAME "\n  \_\_\_Unloading\_\_\_\%d\n", KeGetCurrentIrql());
}
## Philips SAA7114H Video Decoder Registers (Page 1 of 7)

<table>
<thead>
<tr>
<th>REGISTER FUNCTION</th>
<th>SUB ADDR.</th>
<th>D7</th>
<th>D6</th>
<th>D5</th>
<th>D4</th>
<th>D3</th>
<th>D2</th>
<th>D1</th>
<th>D0</th>
</tr>
</thead>
<tbody>
<tr>
<td>Chip version: register 00H</td>
<td>00</td>
<td>ID07</td>
<td>ID06</td>
<td>ID05</td>
<td>ID04</td>
<td>–</td>
<td>–</td>
<td>–</td>
<td>–</td>
</tr>
<tr>
<td>Video decoder: registers 01H to 0FH</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>FRONT-END PART: REGISTERS 01H TO 06H</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Horizontal increment delay</td>
<td>01</td>
<td>(1)</td>
<td>(1)</td>
<td>(1)</td>
<td>(1)</td>
<td>IDEL3</td>
<td>IDEL2</td>
<td>IDEL1</td>
<td>IDEL0</td>
</tr>
<tr>
<td>Analog input control 1</td>
<td>02</td>
<td>Fuse1</td>
<td>Fuse0</td>
<td>GUDL1</td>
<td>GUDL0</td>
<td>MODE3</td>
<td>MODE2</td>
<td>MODE1</td>
<td>MODE0</td>
</tr>
<tr>
<td>Analog input control 2</td>
<td>03</td>
<td>(1)</td>
<td>HLFIS</td>
<td>VBSL</td>
<td>WPOFF</td>
<td>HOLDG</td>
<td>GAFIX</td>
<td>GAL28</td>
<td>GAL18</td>
</tr>
<tr>
<td>Analog input control 3</td>
<td>04</td>
<td>GAL17</td>
<td>GAL16</td>
<td>GAL15</td>
<td>GAL14</td>
<td>GAL13</td>
<td>GAL12</td>
<td>GAL11</td>
<td>GAL10</td>
</tr>
<tr>
<td>Analog input control 4</td>
<td>05</td>
<td>GAL127</td>
<td>GAL126</td>
<td>GAL125</td>
<td>GAL124</td>
<td>GAL123</td>
<td>GAL122</td>
<td>GAL121</td>
<td>GAL120</td>
</tr>
<tr>
<td>DECODER PART: REGISTERS 06H TO 2FH</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Horizontal sync start</td>
<td>06</td>
<td>HSB7</td>
<td>HSB6</td>
<td>HSB5</td>
<td>HSB4</td>
<td>HSB3</td>
<td>HSB2</td>
<td>HSB1</td>
<td>HSB0</td>
</tr>
<tr>
<td>Horizontal sync stop</td>
<td>07</td>
<td>HSS7</td>
<td>HSS6</td>
<td>HSS5</td>
<td>HSS4</td>
<td>HSS3</td>
<td>HSS2</td>
<td>HSS1</td>
<td>HSS0</td>
</tr>
<tr>
<td>Sync control</td>
<td>08</td>
<td>AUF1D</td>
<td>FSEL</td>
<td>PCF1T</td>
<td>HTC4</td>
<td>HTC3</td>
<td>HT0</td>
<td>HPIL</td>
<td>VNO1</td>
</tr>
<tr>
<td>Luminance control</td>
<td>09</td>
<td>BYPS</td>
<td>YQOMB</td>
<td>IDEL</td>
<td>LUBW</td>
<td>LFU1</td>
<td>LFU2</td>
<td>LFU3</td>
<td>LFU4</td>
</tr>
<tr>
<td>Luminance brightness control</td>
<td>0A</td>
<td>DSEL7</td>
<td>DBR16</td>
<td>DBR15</td>
<td>DBR14</td>
<td>DBR13</td>
<td>DBR12</td>
<td>DBR11</td>
<td>DBR10</td>
</tr>
<tr>
<td>Luminance contrast control</td>
<td>0B</td>
<td>DCON7</td>
<td>DCON6</td>
<td>DCON5</td>
<td>DCON4</td>
<td>DCON3</td>
<td>DCON2</td>
<td>DCON1</td>
<td>DCON0</td>
</tr>
<tr>
<td>Chrominance saturation control</td>
<td>0C</td>
<td>DSAT7</td>
<td>DSAT6</td>
<td>DSAT5</td>
<td>DSAT4</td>
<td>DSAT3</td>
<td>DSAT2</td>
<td>DSAT1</td>
<td>DSAT0</td>
</tr>
<tr>
<td>Chrominance hue control</td>
<td>0D</td>
<td>HUEC7</td>
<td>HUEC6</td>
<td>HUEC5</td>
<td>HUEC4</td>
<td>HUEC3</td>
<td>HUEC2</td>
<td>HUEC1</td>
<td>HUEC0</td>
</tr>
<tr>
<td>Chrominance control 1</td>
<td>0E</td>
<td>CTU1</td>
<td>CSTU1</td>
<td>CSTU0</td>
<td>DCVF</td>
<td>FCTC</td>
<td>(1)</td>
<td>CCNMB</td>
<td></td>
</tr>
<tr>
<td>Chrominance gain control</td>
<td>0F</td>
<td>CCY1</td>
<td>CGAIN6</td>
<td>CGAIN5</td>
<td>CGAIN4</td>
<td>CGAIN3</td>
<td>CGAIN2</td>
<td>CGAIN1</td>
<td>CGAIN0</td>
</tr>
<tr>
<td>Chrominance control 2</td>
<td>10</td>
<td>OFFU1</td>
<td>OFFU0</td>
<td>OFFV1</td>
<td>OFFV0</td>
<td>OCVB</td>
<td>LCBW2</td>
<td>LCBW1</td>
<td>LCBW0</td>
</tr>
<tr>
<td>Mode/delay control</td>
<td>11</td>
<td>CQLO</td>
<td>RT1P</td>
<td>HDEL1</td>
<td>HDEL0</td>
<td>RTPO</td>
<td>YDEL2</td>
<td>YDEL1</td>
<td>YDEL0</td>
</tr>
<tr>
<td>RT signal control</td>
<td>12</td>
<td>RTSE13</td>
<td>RTSE12</td>
<td>RTSE11</td>
<td>RTSE10</td>
<td>RTSE9</td>
<td>RTSE8</td>
<td>RTSE7</td>
<td>RTSE6</td>
</tr>
<tr>
<td>RTX/port output control</td>
<td>13</td>
<td>RTCE</td>
<td>XFRS1</td>
<td>XFRS0</td>
<td>HSL2</td>
<td>OFTS2</td>
<td>OFTS1</td>
<td>OFTS0</td>
<td></td>
</tr>
<tr>
<td>Analog/ADG/compatibility control</td>
<td>14</td>
<td>CM99</td>
<td>UPI1</td>
<td>ACOS1</td>
<td>ACOS0</td>
<td>XTOUT</td>
<td>OLDS</td>
<td>APCK1</td>
<td>APCK0</td>
</tr>
<tr>
<td>VGATE start, FID change</td>
<td>15</td>
<td>VSTA7</td>
<td>VSTA6</td>
<td>VSTA5</td>
<td>VSTA4</td>
<td>VSTA3</td>
<td>VSTA2</td>
<td>VSTA1</td>
<td>VSTA0</td>
</tr>
<tr>
<td>VGATE stop</td>
<td>16</td>
<td>VST07</td>
<td>VST06</td>
<td>VST05</td>
<td>VST04</td>
<td>VST03</td>
<td>VST02</td>
<td>VST01</td>
<td>VST00</td>
</tr>
<tr>
<td>Miscellaneous/VGATE MSBs</td>
<td>17</td>
<td>LLOE</td>
<td>LCC2E</td>
<td>(1)</td>
<td>(1)</td>
<td>(1)</td>
<td>VGPS</td>
<td>VST09</td>
<td>VST08</td>
</tr>
</tbody>
</table>

Hardware Interfaces are Complex
“Because of the complexity of driver programming, we tend, as an industry, to end up with lots of poorly implemented drivers and with confused, disgruntled users. We also don’t fulfill our potential for hardware innovation, because hardware manufacturers are easily stymied by the cost and delay associated with driver development.”

—Walter Oney

## Who Writes These Things?

<table>
<thead>
<tr>
<th>Author</th>
<th>Knows the Hardware</th>
<th>Knows the OS Interface</th>
</tr>
</thead>
<tbody>
<tr>
<td>OS Developer</td>
<td>No (a software person)</td>
<td>Yes</td>
</tr>
<tr>
<td>Hardware Manufacturer</td>
<td>Yes</td>
<td>No (a hardware person)</td>
</tr>
<tr>
<td>Third Party</td>
<td>No (it’s undocumented)</td>
<td>No (too complex)</td>
</tr>
</tbody>
</table>
Wish List

- Model of hardware interface/behavior
- Model for OS interface
- Ways to statically check both models against driver code
- Way to dynamically verify hardware model faithful to real hardware
- Language support for concurrency and events (interrupts)
We Need a Domain-Specific Language for Device Drivers

*Preventing* (unwanted) behavior the main objective

Libraries add functionality but can’t enforce rules.
A Model of the Hardware

What can it do and how do you ask for it?

RT-level models far too detailed, proprietary, and provide no insight.

Instead, a model of user-visible states and actions.
Validating the Hardware Model

Driver developer writes model; must validate against real hardware.

Formal comparison with RTL unrealistic (business & technical); need to validate it independently.

Two ideas:

1. Dynamic validation: maintain model state and check against hardware state as driver runs. Requires test cases.
2. Static validation: “model-check” actual hardware against the model. No test cases but may require guidance.
A Model of the Operating System

OS developer may write the model (far fewer OSes than devices)

Formal comparison with OS code probably unrealistic

Again, two ideas:

1. **Dynamic validation**: check each OS/driver interaction for compliance with the model

2. **Static validation**: “model-check” the OS model against the OS itself. Use a “model checking” driver that can supply all sorts of different stimulus to the OS.
Static and Dynamic Checks

Want to be able to check driver behavior for compliance against both models.

Again, combination of static and dynamic approaches viable.

Language semantics need to help as much as possible.
A first attempt:

NDL for starting a DMA transfer:

\[
\begin{align*}
start &= \text{true}; \\
dmaState &= \text{DISABLED}; \\
remoteDmaByteCount &= \text{count};
\end{align*}
\]

The equivalent C:

\[
\begin{align*}
\text{outb}(E8390\_\text{NODMA} + E8390\_\text{PAGE0} + E8390\_\text{START}, \text{nic}\_\text{base} + \text{NE}\_\text{CMD}); \\
\text{outb}(\text{count} \& \ 0xff, \text{nic}\_\text{base} + \text{EN0}\_\text{RCNTLO}); \\
\text{outb}(\text{count} >> 8, \text{nic}\_\text{base} + \text{EN0}\_\text{RCNTHI});
\end{align*}
\]
Doing a DMA transfer:

```c
remoteByteCount = count;
remoteStartAddr = start_page * FRAME_LEN;

trans DMA_WRITING;  // Transition to state

dataport = <16> buffer;  // Write data to buffer

wait 20ms for remoteDmaIrq else {
    print("ne2k: Timeout waiting for Tx RDC.");
    soft_reset();
    start_dev();
}

remoteDmaIrq = ACK;
```
Device Registers

- Device interface typically a block of memory-mapped I/O locations
- NDL provides a structured view of these
  - Fields laid out sequentially; no implicit padding
  - Compiler generates shifts, masks
  - Offset and range assertions checked for sanity
  - Fields can be as small as 1 bit
  - Support for predicated registers (only visible in certain states)
- Device registers appear like variables in NDL code
Device Registers for NE2000 Compatibles

```c
iports {
    command = {
        0: stop : trigger except 0,
        1: start : trigger except 0,
        2: transmit : trigger except 0,
        3..5:
            dmaState : {
                READING = #001
                WRITING = #010
                SENDING = #011
                DISABLED = #1**
            } volatile,
        6..7:
            registerPage : int{0..2}
    },

0x01..0x0f:
    [ ( PAGE(0) ) => { /* predicated regs. */
        write rxStartAddr,
        write rxStopAddr,
        boundaryPtr,
        [ read txStatus = { /* overlay reg. */
            0: packetTransmitted,
            1: _ ,
            2: transmitCollided,
            3: transmitAborted,
            4: carrierLost,
```

```c
5: fifoUnderrun,
6: heartbeatLost,
7: lateCollision
} volatile
||
    write txStartAddr
],

/* ... eleven bytes elided ... */
}
||
( PAGE(1) ) => { /* predicated regs. */
    physicalAddr : byte[6],
    currentPage : byte,
    multicastAddr : byte[8]
}
||
( PAGE(2) ) => { /* predicated regs. */
    _ : byte[13],
    read dataConfig,
    read interruptMask
},
```

```c
0x10: dataport : fifo[1] trigger,
    _ : byte[14],
0x1f: reset : byte trigger
}```
States

state STOPPED {
    goto DMA_DISABLED;
    stop = true;
}

STATED {
    start = true;
}

state DMA_DISABLED {
    dmaState = DISABLED;
}

DMA_READING {
    goto STARTED;
    dmaState = READING;
}

DMA_WRITING {
    goto STARTED;
    dmaState = WRITING;
}

state PAGE(i : int{0..2}) {
    registerPage = i;
}
@ indicates the interrupt condition that triggers this function

critical function @ (countersIrq) {
  rxFrameErrors += frameAlignErrors;
  rxCrcErrors += crcErrors;
  rxMissedErrors += packetErrors;
  countersIrq = ACK;
}