

SHIM: A Deterministic Model for Heterogeneous Embedded Systems

Stephen A. Edwards and Olivier Tardieu

Department of Computer Science,
Columbia University

www.cs.columbia.edu/~sedwards

{sedwards,tardieu}@cs.columbia.edu

Definition

shim \ 'shim \ *n*

1 : a thin often tapered piece of material (as wood, metal, or stone) used to fill in space between things (as for support, leveling, or adjustment of fit).



2 : *Software/Hardware Integration Medium*, a model for describing hardware/software systems

Conclusions



NEW!

SHIM is an effective model of computation for embedded hardware/software systems

Formal semantics guarantee determinism & boundedness

Easy to synthesize into hardware and software


Applicable to large, important class of systems, but not all

Embedded systems should be designed on the SHIM model of computation


Robby Roto (Bally/Midway, 1981)



Robby Roto Block Diagram



HW/SW Interaction




SHIM Wishlist



- *Mixes synchronous and asynchronous styles*
Need multi-rate for hardware/software systems
- *Delay-insensitive (Deterministic)*
Want simulated behavior to reflect reality
Verify functionality and performance separately
- *Only requires bounded resources*
Hardware resources fundamentally bounded
- *Formal semantics*
Do not want arguments about what something means

The SHIM Model



Sequential processes

Unbuffered point-to-point
communication channels
exchange data tokens

Fixed topology

Asynchronous

Synchronous communication events

Delay-insensitive: sequence of data through any channel
independent of scheduling policy (the Kahn principle)

“Kahn networks with rendezvous communication”

SHIM vs. Other Models

	SHIM	CSP	Kahn	SDF	Haste	Sync	Petri
Deterministic	✓		✓	✓		✓	
Blocking Communication	✓	✓			✓	✓	✓
Bounded Buffers	✓	✓		✓	✓	✓	
Multi-Rate	✓	✓	✓	✓	✓		✓
Data-Dependent Rates	✓	✓	✓		✓		✓
Easy-To-Schedule	✓	✓		✓	✓	✓	✓
Static Scheduling				✓		✓	

Modeling in SHIM

To model

Buffers

Interrupts

Synchrony

Synchronous dataflow

Sensors

Arbiters

introduce

Buffer processes

Polling and periodic communication

Clock signals

Buffers

Source processes

A deterministic algorithm

Modeling Time in SHIM

SHIM is timing-independent

Philosophy: separate functional requirements from performance requirements

Like synchronous digital logic: establish correct function independent of timing, then check and correct performance errors

Vision: clock processes impose execution rates, checked through static timing analysis

The Syntax of Tiny-SHIM

Expressions

$e ::= L$ (literal)
| V (variable)
| $op\ e$ (unary op)
| $e\ op\ e$ (binary op)
| (e) (paren)

Statements

$s ::= V = e$ (assignment)
| **if** (e) s **else** s (conditional)
| **while** (e) s (loop)
| $s ; s$ (sequencing)
| { s } (grouping)
| **read**(C, V) (blocking read)
| **write**(C, e) (blocking write)

Example Processes

Local variables: d, e

```
d = 0;
while (1) {
    e = d;
    while (e > 0) {
        write(c, 1);
        write(c, e);
        e = e - 1;
    }
    write(c, 0);
    d = d + 1;
}
```


C



Local variables: a, b, r, v

```
a = 0;
b = 0;
while (1) {
    r = 1;
    while (r) {
        read(c, r);
        if (r != 0) {
            read(c, v);
            a = a + v;
        }
    }
    b = b + 1;
}
```

Robby Roto in SHIM: Block Diagram



while the player is alive do

Wait for start-of-frame
 ...game logic...
 Write "false" to end-of-frame
 Write to the blitter
 ...game logic...
 Write "true" to end-of-frame

while 1 do

while not end-of-frame do
 Read blit command
 Write pixels to memory
 Write frame

while 1 do

Write start-of-frame
for each line do
 Emit line timing signals
for each pixel do
 Wait for pixel clock
 Read pixel from memory
 Send pixel to display
 Read next frame

The SOS Semantics of Tiny-SHIM

σ Process memory state

$\langle \sigma, p \rangle$ Process p in state σ

$\mathcal{E}(\sigma, e)$ Value of e in σ

p Process code

$\langle \sigma \rangle$ Terminated in state σ

\xrightarrow{a} Single-process rule

\Rightarrow System rule

$$\frac{\mathcal{E}(\sigma, e) = n}{\langle \sigma, v = e \rangle \rightarrow \langle \sigma[v \leftarrow n] \rangle} \quad (\text{assign})$$

$$\frac{\mathcal{E}(\sigma, e) \neq 0}{\langle \sigma, \mathbf{if} (e) p \mathbf{else} q \rangle \rightarrow \langle \sigma, p \rangle} \quad (\text{if-true})$$

$$\frac{\mathcal{E}(\sigma, e) = 0}{\langle \sigma, \mathbf{if} (e) p \mathbf{else} q \rangle \rightarrow \langle \sigma, q \rangle} \quad (\text{if-false})$$

$$\frac{\mathcal{E}(\sigma, e) \neq 0}{\langle \sigma, \mathbf{while} (e) p \rangle \rightarrow \langle \sigma, p ; \mathbf{while} (e) p \rangle} \quad (\text{while-true})$$

$$\frac{\mathcal{E}(\sigma, e) = 0}{\langle \sigma, \mathbf{while} (e) p \rangle \rightarrow \langle \sigma \rangle} \quad (\text{while-false})$$

$$\frac{\langle \sigma, p \rangle \xrightarrow{a} \langle \sigma', p' \rangle}{\langle \sigma, p ; q \rangle \xrightarrow{a} \langle \sigma', p' ; q \rangle} \quad (\text{seq})$$

$$\frac{\langle \sigma, p \rangle \xrightarrow{a} \langle \sigma' \rangle}{\langle \sigma, p ; q \rangle \xrightarrow{a} \langle \sigma', q \rangle} \quad (\text{seq-term})$$


$$\langle \sigma, \mathbf{read}(c, v) \rangle \xrightarrow{c \text{ get } n} \langle \sigma[v \leftarrow n] \rangle \quad (\text{read})$$

$$\frac{\mathcal{E}(\sigma, e) = n}{\langle \sigma, \mathbf{write}(c, e) \rangle \xrightarrow{c \text{ put } n} \langle \sigma \rangle} \quad (\text{write})$$


$$\frac{\langle \sigma, p \rangle \rightarrow s}{\{\langle \sigma, p \rangle\} \uplus S \Rightarrow \{s\} \uplus S} \quad (\text{step})$$

$$\frac{\langle \sigma, p \rangle \xrightarrow{c \text{ put } n} s \quad \langle \sigma', p' \rangle \xrightarrow{c \text{ get } n} s'}{\{\langle \sigma, p \rangle, \langle \sigma', p' \rangle\} \uplus S \Rightarrow \{s, s'\} \uplus S} \quad (\text{sync})$$


Syntax-Directed HW Translation



`if (e) s1 else s2`




`while (e) s`



`write(c, e)`

`read(c, v)`

Hardware Translation Example



```

d = 0;
while (1) {
  e = d;
  while (e > 0) {
    write(c, 1);
    write(c, e);
    e = e - 1;
  }
  write(c, 0);
  d = d + 1;
}

```

```

a = 0;
b = 0;
while (1) {
  r = 1;
  while (r) {
    read(c, r);
    if (r != 0) {
      read(c, v);
      a = a + v;
    }
  }
  b = b + 1;
}

```

Ongoing Work

- Translation into software
- Relaxation of block-on-single-channel rule
- Complete hardware/software design language
- Translation optimization for hardware and software