

Preliminary Call for Papers

# The 12th International Workshop on Logic & Synthesis (IWLS)

May 28–30, 2003

Surf and Sand Resort, Laguna Beach, California  
Colocated with DAC 2003 (the week before)

[www.iwls.org](http://www.iwls.org)

*General Chair*  
Diana Marculescu  
Carnegie Mellon

*Program Chair*  
Yuji Kukimoto  
Cadence

*Panel Chair*  
Iris Bahar  
Brown University

*Focus Group Chair*  
Etienne Jacobs  
Magma

*Benchmark Chair*  
Prabhakar Kudva  
IBM

*Publicity Chair*  
Stephen A. Edwards  
Columbia University

*A/V Chair*  
Fadi Aloul  
University of Michigan

The International Workshop on Logic and Synthesis provides an international forum to promote research and exchange ideas about all aspects of integrated circuit and system synthesis, optimization, and verification. The workshop encourages early dissemination of ideas and results. Accepted papers are distributed only to IWLS participants.

The workshop format includes talks, posters, a panel discussion, and social lunch and dinner gatherings. To further simulate interaction among participants, there will be exercises in collaborative problem solving. Attendees will be divided into groups, each tackling a challenging problem submitted through the web and selected by the focus group chair. The EDA community is encouraged to submit logic and synthesis problems through <http://www.iwls.org/>. Example problems and details will be available in early January.

Topics of interest include architectures and compilation, synthesis and optimization, power and timing analysis, design validation and verification, and design experiences, all applied at system description levels ranging from transistor-level to hardware-software interfaces. Implementation might be in synchronous or asynchronous CMOS, or any emerging technology.

Authors may submit complete papers for their proposed presentation. These must be no longer than 8 pages, double column, and in a 10-point font. We also encourage submissions of extended abstracts in the early stages of research that highlight important new problems, perhaps without providing complete solutions. Only electronic submissions will be accepted: submit at <http://www.iwls.org>. For questions, contact [program\\_chair@iwls.org](mailto:program_chair@iwls.org). For travel grants, apply to ACM/SIGDA's travel grant program at <http://www.sigda.acm.org/Programs/TravelGrant/>.

Sponsored by  
ACM/SIGDA and the  
IEEE Computer Society

---

Submission deadline for papers and problems	February 24th, 2003
Notification of acceptance	April 4, 2003
Final version due	April 28, 2003

---

## Technical Program Committee

F. Aloul, University of Michigan	I. Markov, University of Michigan
I. Bahar, Brown University	Y. Matsunaga, Kyushu University
M. Berkelaar, Magma Design Automation	C. Meinel, University of Trier
R. Brayton, University of California, Berkeley	S.-I. Minato, NTT Network Innovation Labs
J. Cortadella, UPC, Spain	A. Mishchenko, Portland State University
E. Dubrova, KTH, Sweden	R. Murgai, Fujitsu Labs of America
S. Edwards, Columbia University	S. Nowick, Columbia University
M. Fujita, University of Tokyo	M. Prasad, Fujitsu Labs of America
S. Hassoun, Tufts University	A. Raghunathan, NEC Research Laboratory
E. Jacobs, Magma Design Automation	K. Sakallah, University of Michigan
T. Kam, Intel	T. Sasao, Kyushu Inst. of Technology
V. Kravets, IBM T. J. Watson	H. Savoj, Magma Design Automation
P. Kudva, IBM T. J. Watson	E. Sentovich, Cadence Berkeley Labs
A. Kuehlmann, Cadence Berkeley Labs	N. Shenoy, Synopsys
Y. Kukimoto, Cadence	L. Stok, IBM
W. Kunz, University of Kaiserslautern	M. Theobald, Carnegie Mellon
D. Marculescu, Carnegie Mellon	T. Villa, University of Udine/PARADES, Italy



Student registration  
supported in part by

