

# Ultrasonic Fruit Ninja on DE1-SoC

## Final Project Report

CSEE 4840 Embedded System Design – Spring 2026

Peiheng Li (pl2978)   Chengrui Li (cl4750)   Yitong Bai (yb2636)

# Contents

<b>1</b>	<b>Introduction and Motivation</b>	<b>1</b>
1.1	Design Objectives and Scope . . . . .	1
1.2	Implemented Gameplay . . . . .	1
1.3	End-to-End Execution Scenario . . . . .	2
<b>2</b>	<b>System Overview</b>	<b>2</b>
<b>3</b>	<b>Hardware/RTL Design</b>	<b>4</b>
3.1	Top-Level Custom Peripheral . . . . .	4
3.2	Ultrasonic Sensor CSR . . . . .	4
3.3	VGA Timing and Pixel Composition . . . . .	5
3.4	Sprite ROMs and Rotation . . . . .	6
3.5	Graphics Assets and ROM Initialization . . . . .	6
3.6	Display and HUD Timing . . . . .	7
<b>4</b>	<b>Software Design</b>	<b>7</b>
4.1	Kernel Driver . . . . .	7
4.2	User-Space Game Loop . . . . .	8
4.3	Object Spawning, Motion, and Rules . . . . .	10
4.4	Swipe Detection . . . . .	10
<b>5</b>	<b>Hardware-Software Interface</b>	<b>11</b>
5.1	Register Update Order . . . . .	11
5.2	Physical Pin and Board Connections . . . . .	12
<b>6</b>	<b>Implementation Details</b>	<b>12</b>
6.1	Repository Structure . . . . .	12
6.2	Build and Run Flow . . . . .	13
<b>7</b>	<b>Testing and Evaluation</b>	<b>14</b>
7.1	Resource Utilization and Performance . . . . .	14
<b>8</b>	<b>Results and Discussion</b>	<b>15</b>
<b>9</b>	<b>Limitations and Future Work</b>	<b>17</b>
<b>10</b>	<b>Conclusion</b>	<b>18</b>
<b>A</b>	<b>Appendix: Complete Project Source Listings</b>	<b>19</b>
A.1	Complete Software Directory . . . . .	19
A.2	Complete RTL Directory . . . . .	31
<b>B</b>	<b>Appendix: Selected DE1-SoC GHRD Integration Code</b>	<b>49</b>
B.1	Board-Level Wrapper Connections . . . . .	49
B.2	Platform Designer Custom Component . . . . .	52
B.3	Device Tree and Qsys Address Connection . . . . .	55
B.4	Relevant Pin Assignment Excerpts . . . . .	56

## Abstract

This report describes an embedded Fruit Ninja-style game implemented on a Terasic DE1-SoC board. The player interacts with the game by moving a hand near an HC-SR04 ultrasonic sensor, while the FPGA fabric produces VGA graphics and exposes game-control registers to the HPS processor. The hardware design includes an ultrasonic trigger/echo counter, a memory-mapped register file, a VGA timing generator, sprite and background ROMs, fixed-point sprite rotation, and on-screen HUD rendering. The HPS side runs Linux, a misc-device kernel driver, and a user-space C game loop that manages spawning, collision rules, score, lives, combo state, and hardware register updates. The implementation avoids a frame buffer; instead, each VGA pixel is composed directly from current game registers, ROM outputs, and HUD logic.

# 1 Introduction and Motivation

The project implements a compact hardware/software game system on the DE1-SoC. The design uses the HPS ARM processor for high-level game policy and the FPGA fabric for deterministic I/O and video generation. The resulting system demonstrates the main embedded-system design theme of the course: a hardware/software boundary selected according to timing, flexibility, and resource needs.

The project uses an HC-SR04 ultrasonic sensor rather than a camera. Repository documentation indicates that an earlier camera-based approach was considered, but the implemented repository uses only the ultrasonic sensor path. The ultrasonic interface gives one distance measurement at a time, which is sufficient for detecting a near-field swipe event. This choice also avoids camera frame buffering, lighting sensitivity, and a more complex image-processing pipeline.

## 1.1 Design Objectives and Scope

The implemented system has four concrete objectives. First, the player input path must be simple enough to run without a camera frame buffer or computer-vision pipeline. Second, the FPGA must drive a live VGA display directly from current game state. Third, the HPS must be able to change gameplay parameters and object state without re-synthesizing hardware. Fourth, the hardware/software interface must be small and explicit enough to debug with direct register reads.

The scope of the repository is therefore a complete embedded game prototype rather than a general game engine. It implements one ultrasonic gesture input, three object slots, a fixed 640 by 480 VGA output mode, a fixed set of sprite and tile assets, and a Linux ioctl interface. It does not implement audio, runtime asset loading, dynamic resolution changes, networking, or persistent high-score storage.

## 1.2 Implemented Gameplay

The implemented game is driven by `software/game.c`. Fruit and bomb objects spawn near the top of the VGA screen, rotate, drift horizontally, and move downward toward a horizontal cut line at `LINE_Y = 320`. A hand moving within `NEAR_CM = 20` cm of the ultrasonic sensor is interpreted as a swipe when the software observes a far-to-near transition in a new ultrasonic sample.

- Cutting a fruit increments the score and combo count, then displays the corresponding blown sprite for about one second.
- Cutting a bomb decrements lives and resets the combo display for that swipe.
- Missing a fruit decrements lives and resets the combo. Letting a bomb fall off-screen has no penalty.
- Every tenth consecutive fruit combo heals one life if the player is below the maximum of three lives.

- Levels are derived from score: Level 1 below 10 points, Level 2 from 10 points, and Level 3 from 20 points. The level controls the number of simultaneous active object slots.

### 1.3 End-to-End Execution Scenario

A typical frame begins with the HPS application polling the ultrasonic CSR through the driver. If the CSR reports a new sample or a changed sample ID, `game.c` converts the echo pulse width into an approximate distance. A transition from a far reading to a near reading is treated as one swipe. The application then updates each active object, evaluates whether a swipe intersects any object near the cut line, updates score/lives/combo state, and writes the resulting render state back through the driver. The FPGA continuously reads those registers while it scans out VGA pixels, so visual changes appear on the next relevant pixels without a software frame-buffer copy.

## 2 System Overview

The system contains three main domains: Linux software on the HPS, custom RTL in the FPGA fabric, and external peripherals. Figure 1 shows the implemented system-level organization.




Figure 1: System overview showing HPS software, the lightweight HPS-to-FPGA bridge, custom FPGA logic, VGA output, LEDs, and the HC-SR04 sensor.

The HPS side is responsible for decisions that are easier to express and tune in C: object spawning, game rules, terminal logging, and parameter constants such as the near-field threshold. The FPGA side is responsible for periodic signal generation, measurement, and video timing. This split keeps the Linux side away from per-pixel graphics work, while also keeping the FPGA side away from gameplay policy that may change during development.

The data path is intentionally narrow. The HPS writes only object coordinates, visibility, packed sprite state, score, and lives. The FPGA returns only ultrasonic status and timing data. No frame data, sprite bitmap data, or background image data crosses the bridge during gameplay.

Table 1: Implemented feature summary

Feature	Location	Evidence in repository
Ultrasonic distance capture	FPGA	<code>rtl/ultra_sensor_csr.v</code> : trigger period counter, echo synchronizer, pulse-width counter, sample ID, W1C new-sample flag
Memory-mapped register interface	FPGA/HPS	<code>rtl/top_module.sv</code> , <code>software/top_module.h</code> , <code>software/top_module.c</code> : 12 word-addressed registers exposed at <code>0xFF200000</code>
Linux device abstraction	HPS kernel	<code>software/top_module.c</code> : platform driver, <code>/dev/top_module</code> , five ioctl commands
Game loop and rules	HPS user space	<code>software/game.c</code> : object spawning, level progression, swipe detection, scoring, lives, combos
VGA timing	FPGA	<code>rtl/vga_counter.sv</code> : 640 by 480 timing using a 50 MHz input and 25 MHz VGA clock
Sprite rendering	FPGA	<code>rtl/top_module.sv</code> , <code>rtl/sprite_rom.sv</code> , <code>pics/*.hex</code> : three object slots and eight sprite textures per slot
Background and HUD	FPGA	<code>rtl/top_module.sv</code> , <code>rtl/tile_rom_rgb888.sv</code> : tiled background, dashed cut line, score, level, combo text, hearts
Direct sensor test tools	HPS user space / shell	<code>tools/ultra_read.c</code> , <code>tools/ultra_sonic.sh</code> : direct <code>/dev/mem</code> or <code>devmem</code> access to ultrasonic registers

Table 2: Hardware/software responsibility split

Subsystem	HPS responsibility	FPGA responsibility
Input sensing	Poll samples through <code>MOTION_READ</code> ; convert echo ticks to centimeters; detect far-to-near swipes	Generate ultrasonic trigger; synchronize echo; count echo pulse width; expose status, count, and sample ID
Game state	Maintain objects, score, lives, combo, level, and collision rules	Store current render registers for three object slots and global HUD state
Graphics	Select sprite IDs, positions, visibility, blow state, rotation angle, and combo values	Generate VGA timing and compose background, sprites, cut line, score, level, combo text, and hearts per pixel
Build and deployment	Build kernel module and game; load <code>top_module.ko</code> ; run <code>game</code>	Synthesized as a Platform Designer custom peripheral in the DE1-SoC Quartus project

### 3 Hardware/RTL Design

#### 3.1 Top-Level Custom Peripheral

The custom FPGA peripheral is `rtl/top_module.sv`. It has one 50 MHz clock input, an active-high reset, an Avalon-MM slave port, VGA outputs, ten debug LED outputs, and two ultrasonic sensor pins. In the Quartus/Platform Designer component file `DE1_SoC_GHRD/top_module_hw.tcl`, this module is declared as `top_module` version 1.0 with:

- `addressUnits = WORDS;`
- `readWaitTime = 1;`
- `writeWaitTime = 0;`
- a 32-bit Avalon-MM slave interface;
- conduit interfaces for VGA, ultrasonic sensor pins, and LEDs.

The top-level DE1-SoC wrapper connects `GPIO_0[0]` to the ultrasonic echo input and `GPIO_1[0]` to the ultrasonic trigger output. It also routes the custom LED conduit to `LEDR`.

#### 3.2 Ultrasonic Sensor CSR

The HC-SR04 interface is implemented in `rtl/ultra_sensor_csr.v`. A 23-bit counter generates a trigger pulse approximately once every 100 ms. The implemented trigger condition is `period_cnt > 100` and `period_cnt < 5100`; therefore the trigger is high for counter values 101 through 5099, which is 4999 cycles or approximately 99.98  $\mu\text{s}$  at 50 MHz.




Figure 2: Ultrasonic trigger waveform for the HC-SR04 interface.

The echo input is synchronized through two flip-flops, and an additional delayed copy is used for edge detection. While synchronized echo is high, a 32-bit counter accumulates the echo pulse width in 50 MHz




Figure 3: Ultrasonic sensor CSR structure, including trigger generation, echo synchronization, echo counting, sample latching, and register readback.

clock ticks. On the falling edge of echo, the module latches the counter into `last_echo_cnt`, increments `sample_id`, and sets `new_sample`. Software clears `new_sample` by writing 1 to bit 0 of the status register.

The approximate distance conversion used by the software and test tools is:

$$\text{distance in cm} \approx \frac{\text{echo ticks}}{2900}.$$

This follows from a 50 MHz counter and the HC-SR04 round-trip sound propagation relation.

### 3.3 VGA Timing and Pixel Composition

The VGA timing generator is `rtl/vga_counter.sv`. It receives the 50 MHz clock and advances horizontal and vertical counters for 640 by 480 active video. The pixel column is derived from `hcount[10:1]`, so each visible pixel lasts two 50 MHz clock cycles and `VGA_CLK` is generated from `hcount[0]`.

The renderer in `top_module.sv` is a zero-framebuffer design. It does not store a full 640 by 480 image. Instead, each output pixel is selected from several sources:

1. a repeating 128 by 96 background pattern formed from twelve 32 by 32 RGB888 tile ROMs;
2. up to three visible object slots, each using a rotated 64 by 64 RGBA4444 sprite;
3. a dashed horizontal cut line at  $y = 320$ , with a 16-pixel on/off pattern;
4. a top-left numeric score;
5. a top-center **LEVEL** display derived from score;
6. top-right heart icons derived from the lives register;




Figure 4: VGA rendering pipeline, including timing generation, background tile lookup, sprite lookup, HUD logic, and final pixel priority selection.

7. optional yellow combo text near a cut fruit.

Because `sprite_rom` and `tile_rom_rgb888` are synchronous ROMs, the RTL delays non-ROM classification signals by one clock cycle to align them with ROM pixel data. The final pixel priority in the output mux is:

hearts > combo text > score/level text > sprite > dashed line > background.

### 3.4 Sprite ROMs and Rotation

The module `rtl/sprite_rom.sv` implements a 4096 by 16-bit ROM initialized by `$readmemh`. Each sprite is 64 by 64 pixels in RGBA4444 format. The renderer instantiates eight sprite ROMs for each of three object slots: apple, apple blown, banana, banana blown, watermelon, watermelon blown, bomb, and boom blown. The alpha nibble is used as a binary transparency test; nonzero alpha produces an opaque sprite pixel.

Rotation is implemented by inverse mapping from screen pixel coordinates back into sprite texture coordinates. For each object slot, the RTL computes the current pixel's signed displacement from the sprite center, rejects pixels outside a conservative 46-pixel bounding box, looks up sine and cosine from `rtl/rot_lut.sv`, applies a fixed-point inverse rotation, and addresses the sprite ROM if the resulting source coordinate is inside the 64 by 64 sprite.

### 3.5 Graphics Assets and ROM Initialization

The repository stores graphics under `pics/`. These files are not PNG or JPG files; they are synthesis-time ROM initialization files used by `$readmemh`. The sprite files contain 4096 16-bit RGBA4444 words,

## (B) Sprite Rotation Engine — inverse rotation sampling (x3 instances, combinational)




Figure 5: Sprite rendering path for one object slot, including inverse rotation, source-coordinate validation, ROM address generation, texture selection, and alpha test.

one word per pixel. The background tile files contain 1024 24-bit RGB888 words, one word per pixel. Figures 6 and 7 are generated previews of the same data used by the RTL.

The renderer duplicates the eight sprite ROMs once per object slot. This is resource-expensive, but it gives each slot an independent ROM read address in the same cycle. The background uses twelve tile ROMs with a common local tile address; the selected tile output is chosen after a one-cycle delay so it aligns with the synchronous ROM outputs.

### 3.6 Display and HUD Timing

The display pipeline does not wait for a complete frame of game state. Registers written by the HPS are sampled directly by the pixel logic, and the output changes as soon as raster timing reaches affected pixels. The score and level display are derived from `score_reg`; the level threshold in RTL matches the software thresholds of 10 and 20 points. Lives are represented by three top-right heart shapes, with red hearts for remaining lives and gray hearts for lost lives. Combo text is only visible for combo counts of two or greater and is clipped to remain on screen.

## 4 Software Design

### 4.1 Kernel Driver

The Linux kernel module `software/top_module.c` implements a platform driver and misc character device named `/dev/top_module`. The driver binds to the device-tree compatible string `csee4840,top_module-1.0`. During probe, it obtains the device-tree memory resource, requests the memory region, maps it with `of_iomap()`, and registers the misc device.




Figure 6: Preview generated from the eight 64 by 64 RGBA4444 sprite ROM initialization files in `pics/`.

The driver exposes five `ioctl` commands defined in `software/top_module.h`. These commands hide raw MMIO details from the user-space game. Register access is implemented with `ioread32()` and `iowrite32()` at byte offsets within the mapped 64-byte register window.


Table 3: Driver `ioctl` commands

Command	Direction	Behavior
<code>MOTION_READ</code>	FPGA to user	Reads ultrasonic status, last echo count, and sample ID into a three-word <code>motion_status_t</code> ; clears <code>new_sample</code> with <code>W1C</code> if set
<code>FRUIT_WRITE</code>	user to FPGA	Writes selected slot, x, y, radius, and visible flag
<code>SCORE_WRITE</code>	user to FPGA	Writes the global score register
<code>GAME_ST_WRITE</code>	user to FPGA	Writes packed object render state; the driver also writes <code>OBJECT_INDEX</code> from bits [17:16]
<code>LIVES_WRITE</code>	user to FPGA	Writes lives masked to two bits

## 4.2 User-Space Game Loop

The game executable is implemented in `software/game.c`. It opens `/dev/top_module`, initializes score and lives, spawns the first wave, and then runs until `SIGINT` or until lives reach zero. The loop is paced with `usleep(FRAME_US)`, where `FRAME_US = 33000`, so the intended update rate is roughly 30 frames per second.

The main software state is an array of three `object_t` structures. Each object stores position, velocity, start position, age in frames, radius, visibility, object type, fruit sprite ID, blown state, combo display state, cut state, and rotation angle. Positions use a small fixed-point scale factor  $Q = 4$  for vertical position and velocity.



12 RGB888 tiles arranged as the RTL 4x3 repeating background pattern

Figure 7: Preview generated from the twelve 32 by 32 RGB888 background tile ROM initialization files in `pics/tiles_32_rgb888_hex/`.

The combo healing rule is implemented in the main collision loop. After a fruit cut increments `combo_count`, the code checks `combo_count % COMBO_HEAL_STEP`; with `COMBO_HEAL_STEP = 10`, every tenth consecutive fruit combo restores one life when the player has fewer than `MAX_LIVES = 3`.

Table 4: Major user-space functions in `software/game.c`

Function	Implemented responsibility
<code>level_for_score()</code> and <code>refresh_level()</code>	Convert score thresholds into the current level and print a level-up message when the value changes
<code>write_fruit_hw()</code>	Clamp object coordinates to the 10-bit hardware register range and send slot, position, radius, and visibility through <code>FRUIT_WRITE</code>
<code>write_state_hw()</code>	Pack bomb flag, fruit ID, blow bit, angle, slot ID, combo count, and combo offsets into <code>GAME_STATE</code>
<code>spawn_object()</code>	Choose spawn zone, radius, object type, sprite ID, rotation speed, horizontal velocity, and vertical speed for one slot
<code>spawn_wave()</code> and <code>wave_done()</code>	Activate one, two, or three object slots depending on level and decide when a new wave should begin
<code>update_object()</code>	Advance position and rotation, handle blow-sprite timeout, bounce at horizontal boundaries, and handle missed objects
<code>check_swipe()</code>	Read ultrasonic status, detect new samples, convert ticks to centimeters, and emit only a far-to-near edge
<code>object_is_cuttable()</code>	Test whether an object is visible, uncut, and close enough to the horizontal cut line
<code>main()</code>	Initialize the device, run the frame loop, process collisions, update score/lives/combo, and clear objects at exit

### 4.3 Object Spawning, Motion, and Rules

The function `spawn_object()` chooses one of three spawn zones: top-center, upper-left, or upper-right. It randomly selects a radius between 22 and 34 pixels, assigns fruit or bomb using `BOMB_PERCENT = 30`, chooses one of three fruit sprites for fruit objects, assigns one of three rotation increments, and computes a vertical velocity so each slot reaches the cut line at a staggered target frame. Slot 0 targets about frame 24, slot 1 about frame 38, and slot 2 about frame 52, with a jitter of plus or minus three frames.

The function `update_object()` advances non-blown objects by one frame, updates rotation, recomputes vertical position from starting position and velocity, applies horizontal drift, and bounces at the left and right screen edges. If an uncut fruit exits below `EXIT_Y = SCREEN_H + 64`, software decrements lives and resets combo. Bombs that exit below the screen are logged as dodged and do not penalize the player.

The function `object_is_cuttable()` checks whether an object is visible, not already cut, and within radius + 24 pixels of the horizontal cut line. The extra 24 pixels are an implemented gameplay tolerance.

### 4.4 Swipe Detection

The function `check_swipe()` reads `MOTION_READ`. It treats a sample as new if either the returned `new_sample` flag is set or the returned sample ID differs from the last seen sample ID. It converts the last

echo count to centimeters using `ULTRA_TICKS_PER_CM = 2900` and then detects only the far-to-near transition:

$$\text{swipe} = \neg \text{prev\_near} \wedge \text{curr\_near},$$

where `curr_near` is true when the measured distance is greater than zero and less than 20 cm.

The software does not continuously trigger swipes while a hand remains near the sensor. The `prev_near` state prevents repeated cuts until the measured distance first returns to far and then becomes near again. This is important because the HC-SR04 sample period is much slower than the VGA refresh rate; without edge detection, one held hand position could be counted repeatedly across multiple game frames.

## 5 Hardware-Software Interface

The only regular control path between HPS software and custom FPGA logic is memory-mapped I/O through the lightweight HPS-to-FPGA bridge. The Platform Designer system maps the custom peripheral at `0xFF200000` with a 64-byte span. The generated device tree contains a `top_module_0` node with `reg = <0x00000001 0x00000000 0x00000040>`, which the Linux driver maps through the platform-device resource.

The register map is word-addressed on the Avalon side but byte-addressed in the Linux driver header. For example, Avalon word address 4 corresponds to byte offset `0x10`. The driver performs byte-offset arithmetic on the kernel virtual base returned by `of_iomap()`, while `top_module.sv` receives the low four word-address bits from Platform Designer.

Table 5: Avalon-MM register map

Byte offset	Word	Name	Access	Description
<code>0x00</code>	0	<code>ULTRA_STATUS</code>	R/W1C	bit0 = new sample, bit1 = synchronized echo, bit2 = trigger; writing bit0 clears new sample
<code>0x04</code>	1	<code>LAST_ECHO_CNT</code>	R	Latched echo high-time in 50 MHz clock ticks
<code>0x08</code>	2	<code>CURR_ECHO_CNT</code>	R	Current echo counter, mainly for debug
<code>0x0C</code>	3	<code>SAMPLE_ID</code>	R	Increments after each completed echo measurement
<code>0x10</code>	4	<code>FRUIT_X</code>	R/W	X coordinate for selected object slot
<code>0x14</code>	5	<code>FRUIT_Y</code>	R/W	Y coordinate for selected object slot
<code>0x18</code>	6	<code>FRUIT_RADIUS</code>	R/W	Radius/collision parameter for selected object slot
<code>0x1C</code>	7	<code>FRUIT_CTRL</code>	R/W	bit0 = selected object visible
<code>0x20</code>	8	<code>SCORE</code>	R/W	Global score; RTL also derives displayed level from this value
<code>0x24</code>	9	<code>GAME_STATE</code>	R/W	Packed per-slot sprite type, blow state, angle, slot, and combo display data
<code>0x28</code>	10	<code>LIVES</code>	R/W	Lives value, 0 to 3, rendered as hearts
<code>0x2C</code>	11	<code>OBJECT_INDEX</code>	R/W	Selected object slot for coordinate/radius/visibility register writes

### 5.1 Register Update Order

For position-related updates, the driver first writes `OBJECT_INDEX`, then writes `FRUIT_X`, `FRUIT_Y`, `FRUIT_RADIUS`, and `FRUIT_CTRL`. The selected slot is therefore held in the FPGA register file while the following coordinate/control writes arrive.

For packed game-state updates, `game.c` embeds the target slot in bits [17:16] of `GAME_STATE`. The driver writes `OBJECT_INDEX` from those bits for consistency and then writes the packed state word. The RTL uses the embedded slot when selecting which `game_state_reg` entry to update, falling back to `object_index_safe` only if the embedded slot is outside the implemented 0–2 range.

## 5.2 Physical Pin and Board Connections

The board wrapper `DE1_SoC_GHRD/de1_soc_top.v` connects `GPIO_0[0]` to the sensor echo input and drives `GPIO_1[0]` from the sensor trigger output. The Quartus pin assignment files map those GPIO pins to package pins and specify 3.3-V LVTTL I/O. The HC-SR04 echo output is a 5-V signal, so the external voltage divider described in the repository README is used before connecting to the FPGA input.

Table 6: `GAME_STATE` bit fields

Bits	Field	Meaning
[0]	<code>is_bomb</code>	0 selects fruit sprite family; 1 selects bomb or explosion sprite family
[3:1]	<code>fruit_id</code>	Fruit sprite ID: 0 apple, 1 banana, 2 watermelon; other values fall through to apple in RTL
[4]	<code>blow</code>	0 normal sprite, 1 cut/blown sprite variant
[12:5]	<code>angle</code>	8-bit rotation angle, where 0 to 255 represents one full turn
[15:13]	reserved	Not used by current RTL
[17:16]	<code>slot</code>	Object slot selector embedded in the state word; RTL uses it when writing <code>game_state_reg</code>
[23:18]	<code>combo</code>	Combo count to display; values below 2 hide combo text
[27:24]	<code>combo_dx</code>	Combo x-offset index, mapped by RTL to several positive or negative pixel offsets
[31:28]	<code>combo_dy</code>	Combo y-offset index, using the same offset mapping as <code>combo_dx</code>

## 6 Implementation Details

### 6.1 Repository Structure

The project source tree is organized around the hardware/software boundary. The `rtl/` directory contains the custom FPGA logic, `software/` contains the Linux driver interface and the game program, `pics/` contains ROM initialization data for graphics, `tools/` contains sensor diagnostics, and `DE1_SoC_GHRD/` contains the Quartus and Platform Designer integration files used to connect the custom peripheral to the DE1-SoC base system.

```
fruit_ninja/
  software/
    Makefile
    game.c
    top_module.c
    top_module.h
  rtl/
    top_module.sv
    ultra_sensor_csr.v
    vga_counter.sv
    rot_lut.sv
    sprite_rom.sv
    tile_rom_rgb888.sv
  pics/
```

```

apple.hex
apple_blow.hex
banana.hex
banana_blow.hex
bomb.hex
boom_blow.hex
watermelon.hex
watermelon_blow.hex
tiles_32_rgb888_hex/
  0000.hex ... 0011.hex
tools/
  ultra_read.c
  ultra_sonic.sh
DE1_SoC_GHRD/
  DE1_SoC_GHRD.qpf
  DE1_SoC_GHRD.qsf
  DE1_SoC_pin_assignments.qsf
  de1_soc_top.v
  top_module_hw.tcl
  soc_system.qsys
  soc_system.dts
  PLL/

```

Listing 1: Project source tree used for the implementation.

## 6.2 Build and Run Flow

The repository’s software build flow is defined in `software/Makefile`. By default, `make` builds both the kernel module and the game executable. The Makefile defaults to an ARM hard-float cross compiler and to kernel headers under the running system’s `/usr/src` header directory.

The intended software run sequence is:

1. build the FPGA design from the Quartus project under `DE1_SoC_GHRD`;
2. boot Linux with a device tree containing the `top_module` node;
3. run `cd software && make` on the target or cross-build environment;
4. load the driver with `insmod top_module.ko`;
5. run the game with `./game`;
6. unload with `rmmod top_module` after exiting.

The direct diagnostic tools bypass the kernel module and read the ultrasonic registers through physical address `0xFF200000`. They are useful for checking sensor timing before running the full game.

### File and module responsibilities

Path	Responsibility
rtl/top_module.sv	Custom FPGA peripheral top level: Avalon decoder/register file, VGA renderer, sprite/tile ROM instances, HUD, LEDs, ultrasonic CSR instantiation
rtl/ultra_sensor_csr.v	HC-SR04 trigger generation, echo timing, sample registers, W1C status flag
rtl/vga_counter.sv	VGA timing counters, sync, blanking, and 25 MHz VGA clock generation
rtl/rot_lut.sv	8-bit angle to signed Q1.10 sine/cosine lookup
rtl/sprite_rom.sv	64 by 64 RGBA4444 sprite ROM wrapper
rtl/tile_rom_rgb888.sv	32 by 32 RGB888 tile ROM wrapper
pics/*.hex	Fruit, bomb, and cut/explosion sprite data initialized into ROMs at synthesis time
pics/tiles_32_rgb888_hex/*.hex	Twelve background tile images initialized into RGB888 tile ROMs
software/top_module.h	Register offsets, ioctl numbers, shared structs, and game constants
software/top_module.c	Linux platform/misc driver for the custom peripheral
software/game.c	User-space game loop, physics, rules, sensor polling, and register writes
software/Makefile	Builds the kernel module and user-space executable
tools/ultra_read.c	Direct <code>/dev/mem</code> ultrasonic register diagnostic tool
tools/ultra_sonic.sh	Shell-based ultrasonic register diagnostic using <code>devmem</code>
tools/clean.sh	Removes common build artifacts from the project tree
DE1_SoC_GHRD/de1_soc_top.v	Board-level wrapper that connects VGA, LEDs, HPS, and ultrasonic GPIO signals
DE1_SoC_GHRD/top_module_hw.tcl	Platform Designer component definition for the custom Avalon peripheral and graphics ROM files
DE1_SoC_GHRD/soc_system.qsys	Platform Designer system connection, including the HPS lightweight bridge path to <code>top_module_0</code>
DE1_SoC_GHRD/soc_system.dts	Device-tree description that exposes the custom peripheral to Linux
DE1_SoC_GHRD/DE1_SoC_pin_assignments.qsf	Board pin assignments for GPIO, VGA, LEDs, clocks, and other DE1-SoC signals

## 7 Testing and Evaluation

The project was checked through ultrasonic register diagnostics, driver-level software integration, VGA rendering inspection, and end-to-end gameplay observation. Table 7 summarizes the validation coverage.

### 7.1 Resource Utilization and Performance

The final Quartus fitter and TimeQuest timing reports are the authoritative source for ALM/LE count, exact M10K packing, inferred DSP use, I/O count, and Fmax. The values below are source-derived estimates and timing values that can be read directly from the RTL and C constants; the fitted values for the submitted bitstream may differ after synthesis, packing, and timing analysis.

The main FPGA resource pressure is block RAM. The RTL instantiates eight 64 by 64 RGBA4444 sprite ROMs for each of three object slots, for 24 sprite ROM instances total. Each sprite ROM stores

Table 7: Validation coverage

Test	Procedure	Observed result
Ultrasonic input path	Run the game with the HC-SR04 connected and move a hand through the near-field threshold used by <code>software/game.c</code>	Near hand movement drives the swipe input used by the game loop
Driver probe and ioctl path	Load <code>top_module.ko</code> , open <code>/dev/top_module</code> , and run the user-space game	The integrated demo exercises the ioctl path used to read sensor state and update FPGA display registers
VGA rendering	Program the FPGA and inspect display for tiled background, cut line, score, level text, combo text, hearts, and sprites	Figure 8 shows the live game interface rendered on the VGA display
Gameplay rules	Cut fruit, cut bombs, miss fruit, and let bombs fall off-screen; compare score, life, combo, and sprite-state behavior to <code>software/game.c</code>	Score, combo display, heart count, and sliced-fruit sprite changes were observed during the demo
Level progression	Reach the score thresholds implemented in <code>software/game.c</code>	The displayed level changes as the score increases

$4096 \times 16 = 65,536$  bits, which maps to about seven 10-Kbit M10K blocks if implemented as a separate ROM. The background path instantiates twelve 32 by 32 RGB888 tile ROMs. Each tile ROM stores  $1024 \times 24 = 24,576$  bits, or about three M10K blocks per tile. Using the DE1-SoC Cyclone V device capacity of 397 M10K blocks, this source-level estimate is approximately 204 M10K blocks, or about 51% of the available M10K memory.

Table 8: Implementation-derived FPGA resource estimates

Resource item	Source-derived quantity	Basis
Sprite ROM memory	24 ROMs; about 168 M10K	Eight sprite ROMs are duplicated for each of the three object slots; each ROM stores 65,536 bits
Background tile memory	12 ROMs; about 36 M10K	Twelve RGB888 tile ROMs provide the tiled background; each ROM stores 24,576 bits
Sprite and background ROM total	about 204 of 397 M10K, or about 51%	Estimate assumes separate ROM packing into M10K blocks
Project-specific external I/O	41 signals	29 VGA signals, 10 LED signals, and two ultrasonic sensor GPIO signals at the custom peripheral boundary
ALMs/LEs and DSP blocks	synthesis-dependent	Exact logic packing and DSP inference require the Quartus fitter report

## 8 Results and Discussion

The repository supports the following implementation-level results:




Figure 8: Game demonstration screenshot showing VGA output with background, cut line, score, level, hearts, combo text, and active sprites.

Table 9: Source-derived timing and performance values

Item	Source-derived value and interpretation
System clock	50 MHz main clock for the Avalon register file, ultrasonic CSR, and VGA timing counter
VGA raster rate	50 MHz/(1600 × 525) ≈ 59.5 Hz, derived from <code>vga_counter.sv</code>
User-space game loop	<code>FRAME_US = 33000</code> , giving an intended update rate of approximately 30.3 frames/s before Linux scheduling overhead
Ultrasonic measurement period	approximately 100 ms from the <code>period_cnt == 5,000,000</code> reset condition at 50 MHz
Trigger pulse width	4999 cycles, approximately 99.98 μs, from <code>period_cnt &gt; 100</code> and <code>period_cnt &lt; 5100</code>
Input response bound from source timing	about 150 ms plus software scheduling and sensor analog effects: one ultrasonic period, one software frame interval, and up to one display scan dominate the visible response path
Fmax and timing slack	compilation-dependent; the final value must come from TimeQuest timing analysis for the Quartus build

- The HPS-to-FPGA register interface is defined consistently across `top_module.sv`, `top_module.h`, and `top_module.c`.
- The ultrasonic CSR provides a software-readable echo count, current count, sample ID, and W1C new-sample flag.
- The user-space game loop implements fruit, bomb, combo, lives, level progression, and blow-sprite display rules.
- The VGA renderer implements a zero-framebuffer pipeline using tile ROMs, sprite ROMs, fixed-point rotation, alpha testing, and HUD priority composition.

Figure 8 shows the integrated game display. The demonstrated interface renders the background, object sprites, cut line, score, level, combo text, and heart icons together. During gameplay, the heart count changes according to hit, miss, bomb, and combo-heal events; the combo display updates; sliced fruit switches to the alternate sprite state; the score increments after fruit cuts; and the level indicator advances as the score reaches the thresholds implemented in software.

The code also shows several design tradeoffs. Moving game policy to C makes threshold and gameplay tuning easy, while keeping VGA generation in RTL avoids moving pixel data over the HPS-FPGA bridge. The main input limitation is the implemented ultrasonic measurement period of about 100 ms. Since the game loop targets about 33 ms per frame, several game frames may pass between new sensor samples.

## 9 Limitations and Future Work

- **Sensor update rate:** The ultrasonic CSR currently triggers about every 100 ms. Reducing the period counter threshold could lower input latency, subject to HC-SR04 timing limits and empirical validation.
- **Threshold calibration:** `NEAR_CM = 20` is a compile-time constant. A runtime calibration mode or ioctl-configurable threshold would make the game easier to tune for different setups.
- **Legacy naming:** Some ioctl and struct field names are inherited from a previous motion-detection concept. In the current implementation, those fields mean ultrasonic new-sample flag, echo ticks, and sample ID.

- **Physics model:** Vertical motion is linear in the implemented game. A future version could use acceleration or a parabolic trajectory if more realistic fruit motion is desired.
- **Audio feedback:** The current implementation does not include sound effects.

## 10 Conclusion

The implemented project is a hardware/software co-design of an ultrasonic Fruit Ninja-style game on the DE1-SoC. The HPS side manages flexible game behavior in C through a Linux driver and ioctl interface. The FPGA side implements the time-sensitive ultrasonic counter and all VGA pixel generation, including sprite rotation and HUD rendering, without a frame buffer. The design demonstrates a clear division of labor: software handles decisions and state transitions, while hardware handles deterministic I/O, register storage, ROM lookup, and per-pixel display composition.

## A Appendix: Complete Project Source Listings

This appendix contains every source file under `software/` and `rtl/` in full. The `DE1_SoC_GHRD` directory is much larger and contains generated or vendor-style project support files, so only the project-specific integration excerpts that explain how the custom peripheral is connected are included.

### A.1 Complete Software Directory

```
1 # Makefile for Fruit-Ninja DE1-SoC software
2 #
3 # Two targets:
4 #   make game      - build userspace game program (cross-compile or native)
5 #   make module   - build Linux kernel module (needs kernel headers)
6
7 # Cross-compiler prefix (leave empty when compiling natively on DE1-SoC)
8 CROSS_COMPILE ?= arm-linux-gnueabi-
9 CC             := $(CROSS_COMPILE)gcc
10
11 ifneq (${KERNELRELEASE},)
12
13 # Called from kernel build system
14 obj-m := top_module.o
15
16 else
17
18 KERNEL_SOURCE := /usr/src/linux-headers-$(shell uname -r)
19 PWD := $(shell pwd)
20
21 default: module game
22
23 # ----- Kernel module -----
24 module:
25     ${MAKE} -C ${KERNEL_SOURCE} SUBDIRS=${PWD} modules
26
27 # ----- Userspace game -----
28 game: game.c top_module.h
29     $(CC) -O2 -Wall -o $@ game.c
30
31 # ----- Utilities -----
32 clean:
33     ${MAKE} -C ${KERNEL_SOURCE} SUBDIRS=${PWD} clean
34     ${RM} game
35
36 TARFILES = Makefile README top_module.h top_module.c game.c
37 TARFILE = fruit_ninja_sw.tar.gz
38 .PHONY : tar
39 tar : $(TARFILE)
40
41 $(TARFILE) : $(TARFILES)
42     tar zcf $(TARFILE) $(TARFILES)
43
44 endif
```

Listing 2: `software/Makefile`: software build targets for the kernel module and user-space game.

```
1 #ifndef _TOP_MODULE_H
2 #define _TOP_MODULE_H
3
4 #ifdef __KERNEL__
5 #include <linux/ioctl.h>
6 #else
7 #include <sys/ioctl.h>
8 #endif
9
10 /* ---- Hardware register byte offsets (Avalon-MM, 32-bit) ----
```

```

11 *
12 * Ultrasonic section (read):
13 * 0x00 ULTRA_STATUS    bit0=new, bit1=echo, bit2=trig.
14 *                      Writing 1 to bit0 clears the "new" flag.
15 * 0x04 LAST_ECHO_CNT   50-MHz ticks of last echo pulse.  cm ≈ val / 2900.
16 * 0x08 CURR_ECHO_CNT   in-progress counter (debug only).
17 * 0x0C SAMPLE_ID      increments once per completed measurement.
18 *
19 * Game section (write-only from HPS):
20 * 0x10 FRUIT_X         0..639
21 * 0x14 FRUIT_Y         0..479
22 * 0x18 FRUIT_RADIUS    px
23 * 0x1C FRUIT_CTRL      bit0 = visible
24 * 0x20 SCORE
25 * 0x24 GAME_STATE      bit0=bomb, bits[3:1]=fruit sprite id,
26 *                      bit4=blow sprite, bits[12:5]=rotation angle,
27 *                      bits[17:16]=slot, bits[23:18]=combo count,
28 *                      bits[27:24]/[31:28]=combo x/y offset indices
29 * 0x28 LIVES           0..3, rendered as top-right hearts
30 * 0x2C OBJECT_INDEX    selected object slot for FRUIT_X/GAME_STATE writes
31 */
32 #define REG_ULTRA_STATUS    0x00
33 #define REG_LAST_ECHO_CNT   0x04
34 #define REG_CURR_ECHO_CNT   0x08
35 #define REG_SAMPLE_ID      0x0C
36 #define REG_FRUIT_X        0x10
37 #define REG_FRUIT_Y        0x14
38 #define REG_FRUIT_RADIUS    0x18
39 #define REG_FRUIT_CTRL      0x1C
40 #define REG_SCORE          0x20
41 #define REG_GAME_STATE     0x24
42 #define REG_LIVES          0x28
43 #define REG_OBJECT_INDEX    0x2C
44
45 #define ULTRA_STATUS_NEW    0x1
46 #define ULTRA_STATUS_ECHO  0x2
47 #define ULTRA_STATUS_TRIG  0x4
48
49 /* 50 MHz counter, sound 343 m/s round-trip => ticks/cm ≈ 2915 */
50 #define ULTRA_TICKS_PER_CM  2900u
51
52 /* ---- Data structures shared between kernel and user space ---- */
53 /* Ultrasonic sample snapshot returned by MOTION_READ (name kept for
54 * compatibility with the legacy driver architecture). */
55 struct motion_status {
56     unsigned int motion_detected; /* 1 if new sample arrived this read */
57     unsigned int changed_pixel_count; /* last_echo_cnt (ticks) */
58     unsigned int frame_counter; /* sample_id */
59 };
60 typedef struct motion_status motion_status_t;
61
62 struct fruit_params {
63     unsigned int slot;
64     unsigned int x;
65     unsigned int y;
66     unsigned int radius;
67     unsigned int visible;
68 };
69 typedef struct fruit_params fruit_params_t;
70
71 /* ---- ioctl definitions (same magic/numbers as legacy driver) ---- */
72 #define FRUTNINJA_MAGIC 'F'
73 #define MOTION_READ    _IOC(_IOC_READ,  FRUTNINJA_MAGIC, 1, 12)
74 #define FRUIT_WRITE    _IOC(_IOC_WRITE, FRUTNINJA_MAGIC, 2, 20)
75 #define SCORE_WRITE    _IOC(_IOC_WRITE, FRUTNINJA_MAGIC, 3, 4)
76 #define GAME_ST_WRITE  _IOC(_IOC_WRITE, FRUTNINJA_MAGIC, 4, 4)
77 #define LIVES_WRITE    _IOC(_IOC_WRITE, FRUTNINJA_MAGIC, 5, 4)
78

```

```

79 /* ---- Game constants ---- */
80 #define SCREEN_W 640
81 #define SCREEN_H 480
82
83 #endif /* _TOP_MODULE_H */

```

Listing 3: `software/top_module.h`: complete register, struct, ioctl, and screen-constant definitions.

```

1 /*
2  * top_module.c -- Linux platform/misc driver for Fruit-Ninja FPGA peripheral
3  *                (ultrasonic version; structure copied from legacy camera driver)
4  *
5  * Exposes /dev/top_module with ioctl interface for:
6  *   MOTION_READ   - snapshot (new_flag, last_echo_cnt, sample_id); clears "new"
7  *   FRUIT_WRITE   - push fruit slot (x, y, radius, visible) to FPGA
8  *   SCORE_WRITE   - write score register
9  *   GAME_ST_WRITE - write selected slot game_state register
10 *   LIVES_WRITE   - write lives register for heart display
11 */
12
13 #include <linux/module.h>
14 #include <linux/init.h>
15 #include <linux/errno.h>
16 #include <linux/version.h>
17 #include <linux/kernel.h>
18 #include <linux/platform_device.h>
19 #include <linux/miscdevice.h>
20 #include <linux/slab.h>
21 #include <linux/io.h>
22 #include <linux/of.h>
23 #include <linux/of_address.h>
24 #include <linux/fs.h>
25 #include <linux/uaccess.h>
26 #include "top_module.h"
27
28 #define DRIVER_NAME "top_module"
29
30 /* ---- device state ---- */
31 struct fruit_ninja_dev {
32     struct resource res;
33     void __iomem *virtbase;
34 } dev;
35
36 /* ---- low-level register helpers ---- */
37 static inline u32 reg_read(unsigned int offset)
38 {
39     return ioread32((u8 *)dev.virtbase + offset);
40 }
41
42 static inline void reg_write(unsigned int offset, u32 value)
43 {
44     iowrite32(value, (u8 *)dev.virtbase + offset);
45 }
46
47 /* ---- ioctl ---- */
48 static long top_module_ioctl(struct file *f, unsigned int cmd, unsigned long arg)
49 {
50     unsigned int  ms[3];
51     unsigned int  fp[5];
52     unsigned int  val, status;
53
54     switch (cmd) {
55
56     case MOTION_READ:
57         status = reg_read(REG_ULTRA_STATUS);
58         ms[0] = status & ULTRA_STATUS_NEW;
59         ms[1] = reg_read(REG_LAST_ECHO_CNT);
60         ms[2] = reg_read(REG_SAMPLE_ID);

```

```

61     /* write 1 to bit0 clears the new_sample flag */
62     if (ms[0])
63         reg_write(REG_ULTRA_STATUS, ULTRA_STATUS_NEW);
64     if (copy_to_user((void __user *)arg, &ms, sizeof(ms)))
65         return -EACCES;
66     break;
67
68     case FRUIT_WRITE:
69         if (copy_from_user(&fp, (void __user *)arg, sizeof(fp)))
70             return -EACCES;
71         reg_write(REG_OBJECT_INDEX, fp[0] % 3);
72         reg_write(REG_FRUIT_X, fp[1] & 0x3FF);
73         reg_write(REG_FRUIT_Y, fp[2] & 0x3FF);
74         reg_write(REG_FRUIT_RADIUS, fp[3] & 0x3FF);
75         reg_write(REG_FRUIT_CTRL, fp[4] & 1);
76         break;
77
78     case SCORE_WRITE:
79         if (copy_from_user(&val, (void __user *)arg, sizeof(val)))
80             return -EACCES;
81         reg_write(REG_SCORE, val);
82         break;
83
84     case GAME_ST_WRITE:
85         if (copy_from_user(&val, (void __user *)arg, sizeof(val)))
86             return -EACCES;
87         reg_write(REG_OBJECT_INDEX, (val >> 16) & 3);
88         reg_write(REG_GAME_STATE, val);
89         break;
90
91     case LIVES_WRITE:
92         if (copy_from_user(&val, (void __user *)arg, sizeof(val)))
93             return -EACCES;
94         reg_write(REG_LIVES, val & 3);
95         break;
96
97     default:
98         return -EINVAL;
99 }
100 return 0;
101 }
102
103 /* ---- file ops ---- */
104 static const struct file_operations top_module_fops = {
105     .owner          = THIS_MODULE,
106     .unlocked_ioctl = top_module_ioctl,
107 };
108
109 static struct miscdevice top_module_misc_device = {
110     .minor = MISC_DYNAMIC_MINOR,
111     .name  = DRIVER_NAME,
112     .fops  = &top_module_fops,
113 };
114
115 /* ---- probe / remove ---- */
116 static int __init top_module_probe(struct platform_device *pdev)
117 {
118     int ret;
119
120     ret = misc_register(&top_module_misc_device);
121     if (ret)
122         return ret;
123
124     ret = of_address_to_resource(pdev->dev.of_node, 0, &dev.res);
125     if (ret) {
126         ret = -ENOENT;
127         goto out_deregister;
128     }

```

```

129
130     if (!request_mem_region(dev.res.start, resource_size(&dev.res),
131         DRIVER_NAME)) {
132         ret = -EBUSY;
133         goto out_deregister;
134     }
135
136     dev.virtbase = of_iomap(pdev->dev.of_node, 0);
137     if (!dev.virtbase) {
138         ret = -ENOMEM;
139         goto out_release;
140     }
141
142     pr_info(DRIVER_NAME ": mapped to %p, size %u\n",
143         dev.virtbase, (unsigned)resource_size(&dev.res));
144     return 0;
145
146 out_release:
147     release_mem_region(dev.res.start, resource_size(&dev.res));
148 out_deregister:
149     misc_deregister(&top_module_misc_device);
150     return ret;
151 }
152
153 static int top_module_remove(struct platform_device *pdev)
154 {
155     iounmap(dev.virtbase);
156     release_mem_region(dev.res.start, resource_size(&dev.res));
157     misc_deregister(&top_module_misc_device);
158     return 0;
159 }
160
161 /* ---- device-tree match ---- */
162 #ifdef CONFIG_OF
163 static const struct of_device_id top_module_of_match[] = {
164     { .compatible = "csee4840,top_module-1.0" },
165     {}
166 };
167 MODULE_DEVICE_TABLE(of, top_module_of_match);
168 #endif
169
170 static struct platform_driver top_module_driver = {
171     .driver = {
172         .name          = DRIVER_NAME,
173         .owner         = THIS_MODULE,
174         .of_match_table = of_match_ptr(top_module_of_match),
175     },
176     .remove = __exit_p(top_module_remove),
177 };
178
179 static int __init top_module_init(void)
180 {
181     pr_info(DRIVER_NAME ": init\n");
182     return platform_driver_probe(&top_module_driver, top_module_probe);
183 }
184
185 static void __exit top_module_exit(void)
186 {
187     platform_driver_unregister(&top_module_driver);
188     pr_info(DRIVER_NAME ": exit\n");
189 }
190
191 module_init(top_module_init);
192 module_exit(top_module_exit);
193
194 MODULE_LICENSE("GPL");
195 MODULE_AUTHOR("Peiheng Li, Chengrui Li, Yitong Bai");
196 MODULE_DESCRIPTION("Fruit Ninja DE1-SoC FPGA driver (ultrasonic)");

```

Listing 4: software/top\_module.c: complete Linux platform/misc driver.

```

1  /*
2  * game.c -- Fruit-Ninja userspace game loop (ultrasonic + bombs)
3  *
4  * Level controls the number of simultaneous objects:
5  *   Level 1 = 1 object, Level 2 = 2 objects, Level 3 = 3 objects.
6  *
7  * Game-state register (GAME_ST_WRITE) bits:
8  *   bit0      = selected slot object is bomb
9  *   bits 3:1  = fruit sprite id (0=apple, 1=banana, 2=watermelon)
10 *   bit4      = show cut/blown sprite
11 *   bits12:5  = 8-bit rotation angle (0..255 = one full turn)
12 *   bits17:16 = object slot (0..2), consumed by the driver
13 *   bits23:18 = combo display count, 0 hides combo text
14 *   bits27:24 = combo x offset index, maps to roughly -32..+28 px
15 *   bits31:28 = combo y offset index, maps to roughly -32..+28 px
16 */
17
18 #include <stdio.h>
19 #include <stdlib.h>
20 #include <string.h>
21 #include <fcntl.h>
22 #include <unistd.h>
23 #include <sys/ioctl.h>
24 #include <signal.h>
25 #include <time.h>
26 #include "top_module.h"
27
28 /* ---- Tuning ---- */
29 #define Q                4
30 #define VX_MAX_Q        40
31 #define LINE_Y          320
32 #define RADIUS_MIN      22
33 #define RADIUS_MAX      34
34 #define FRAME_US        33000
35 #define OBJECT_LIFETIME_FRAMES 60
36 #define CROSS_BASE_FRAME 24
37 #define CROSS_STAGGER_FRAMES 14
38 #define CROSS_JITTER_FRAMES 3
39 #define EXIT_Y          (SCREEN_H + 64)
40
41 #define NEAR_CM          20u
42 #define MAX_LIVES        3
43 #define MAX_OBJECTS      3
44 #define LEVEL2_SCORE    10
45 #define LEVEL3_SCORE    20
46 #define BOMB_PERCENT     30
47 #define BLOW_DISPLAY_US 1000000
48 #define BLOW_DISPLAY_FRAMES (BLOW_DISPLAY_US / FRAME_US)
49 #define COMBO_HEAL_STEP 10
50 #define NUM_FRUIT_SPRITES 3
51
52 #define ANGLE_FAST_INC_Q8 4369u
53 #define ANGLE_MED_INC_Q8 2185u
54 #define ANGLE_SLOW_INC_Q8 1456u
55
56 #define DEV_PATH         "/dev/top_module"
57
58 typedef struct {
59     int x;
60     int y_q;
61     int vx_q;
62     int vy_q;
63     int start_y_q;
64     int age_frames;

```

```

65     int radius;
66     int visible;
67     int is_bomb;
68     int fruit_id;
69     int blown;
70     int blow_frames_left;
71     int combo_display;
72     int combo_dx_idx;
73     int combo_dy_idx;
74     int already_cut;
75     unsigned int angle_q8;
76     unsigned int angle_inc_q8;
77 } object_t;
78
79 static int fd;
80 static int score;
81 static int lives;
82 static int level;
83 static int combo_count;
84 static int active_objects;
85 static object_t objects[MAX_OBJECTS];
86 static volatile sig_atomic_t g_stop = 0;
87
88 static int prev_near;
89 static unsigned int last_sample_id;
90
91 static void on_sigint(int s) { (void)s; g_stop = 1; }
92
93 static int rand_range(int lo, int hi)
94 {
95     return lo + rand() % (hi - lo + 1);
96 }
97
98 static int level_for_score(int s)
99 {
100     if (s >= LEVEL3_SCORE) return 3;
101     if (s >= LEVEL2_SCORE) return 2;
102     return 1;
103 }
104
105 static void refresh_level(void)
106 {
107     int new_level = level_for_score(score);
108     if (new_level != level) {
109         level = new_level;
110         printf(" LEVEL UP! level=%d\n", level);
111         fflush(stdout);
112     }
113 }
114
115 static void write_fruit_hw(int slot)
116 {
117     object_t *obj = &objects[slot];
118     int y_pixel = obj->y_q / Q;
119     int x_pixel = obj->x;
120     fruit_params_t fp;
121
122     if (y_pixel < 0) y_pixel = 0;
123     if (y_pixel > 1023) y_pixel = 1023;
124     if (x_pixel < 0) x_pixel = 0;
125     if (x_pixel > 1023) x_pixel = 1023;
126
127     fp.slot = (unsigned int)slot;
128     fp.x = (unsigned int)x_pixel;
129     fp.y = (unsigned int)y_pixel;
130     fp.radius = (unsigned int)obj->radius;
131     fp.visible = (unsigned int)(obj->visible ? 1 : 0);
132     ioctl(fd, FRUIT_WRITE, &fp);

```

```

133 }
134
135 static void write_score_hw(void)
136 {
137     unsigned int s = (unsigned int)score;
138     ioctl(fd, SCORE_WRITE, &s);
139 }
140
141 static void write_lives_hw(void)
142 {
143     unsigned int l = (lives < 0) ? 0u : (unsigned int)lives;
144     ioctl(fd, LIVES_WRITE, &l);
145 }
146
147 static void write_state_hw(int slot)
148 {
149     object_t *obj = &objects[slot];
150     unsigned int combo = (obj->combo_display > 63) ? 63u : (unsigned int)obj->combo_display;
151     unsigned int s = (obj->is_bomb ? 1u : 0u)
152         | (((unsigned int)obj->fruit_id & 7u) << 1)
153         | (obj->blown ? (1u << 4) : 0u)
154         | (((obj->angle_q8 >> 8) & 0xFFu) << 5)
155         | (((unsigned int)slot & 3u) << 16)
156         | ((combo & 0x3Fu) << 18)
157         | (((unsigned int)obj->combo_dx_idx & 0xFu) << 24)
158         | (((unsigned int)obj->combo_dy_idx & 0xFu) << 28);
159     ioctl(fd, GAME_ST_WRITE, &s);
160 }
161
162 static void spawn_object(int slot)
163 {
164     object_t *obj = &objects[slot];
165     int zone = rand() % 3;
166     int target_cross_frame;
167
168     memset(obj, 0, sizeof(*obj));
169     obj->radius = rand_range(RADIUS_MIN, RADIUS_MAX);
170     obj->visible = 1;
171     obj->is_bomb = (rand() % 100) < BOMB_PERCENT;
172     obj->fruit_id = rand() % NUM_FRUIT_SPRITES;
173     obj->angle_q8 = (unsigned int)(rand() & 0xFFFF);
174
175     switch (rand() % 3) {
176     case 0: obj->angle_inc_q8 = ANGLE_FAST_INC_Q8; break;
177     case 1: obj->angle_inc_q8 = ANGLE_MED_INC_Q8; break;
178     default: obj->angle_inc_q8 = ANGLE_SLOW_INC_Q8; break;
179     }
180
181     switch (zone) {
182     case 0:
183         obj->x = rand_range(SCREEN_W / 4, 3 * SCREEN_W / 4);
184         obj->y_q = rand_range(10, 40) * Q;
185         obj->vx_q = rand_range(-VX_MAX_Q / 2, VX_MAX_Q / 2);
186         break;
187     case 1:
188         obj->x = rand_range(30, SCREEN_W / 4);
189         obj->y_q = rand_range(10, LINE_Y / 2) * Q;
190         obj->vx_q = rand_range(VX_MAX_Q / 2, VX_MAX_Q);
191         break;
192     default:
193         obj->x = rand_range(3 * SCREEN_W / 4, SCREEN_W - 30);
194         obj->y_q = rand_range(10, LINE_Y / 2) * Q;
195         obj->vx_q = rand_range(-VX_MAX_Q, -VX_MAX_Q / 2);
196         break;
197     }
198
199     obj->start_y_q = obj->y_q;
200     target_cross_frame = CROSS_BASE_FRAME

```

```

201         + slot * CROSS_STAGGER_FRAMES
202         + rand_range(-CROSS_JITTER_FRAMES, CROSS_JITTER_FRAMES);
203     if (target_cross_frame < 8)
204         target_cross_frame = 8;
205     if (target_cross_frame > OBJECT_LIFETIME_FRAMES - 6)
206         target_cross_frame = OBJECT_LIFETIME_FRAMES - 6;
207     obj->vy_q = ((LINE_Y * Q) - obj->start_y_q) / target_cross_frame;
208     if (obj->vy_q < 1)
209         obj->vy_q = 1;
210
211     printf(" spawn slot=%d %s zone=%d sprite=%d @ x=%d y=%d vx=%d vy=%d r=%d cross=%d rot_inc=%u\n",
212           slot, obj->is_bomb ? "BOMB" : "fruit", zone, obj->fruit_id,
213           obj->x, obj->y_q / Q, obj->vx_q, obj->vy_q, obj->radius,
214           target_cross_frame, obj->angle_inc_q8);
215     fflush(stdout);
216     write_state_hw(slot);
217     write_fruit_hw(slot);
218 }
219
220 static void hide_object(int slot)
221 {
222     objects[slot].visible = 0;
223     objects[slot].blown = 0;
224     objects[slot].blow_frames_left = 0;
225     objects[slot].combo_display = 0;
226     write_state_hw(slot);
227     write_fruit_hw(slot);
228 }
229
230 static void spawn_wave(void)
231 {
232     int i;
233
234     refresh_level();
235     active_objects = level;
236     printf(" --- Level %d wave: %d object(s) ---\n", level, active_objects);
237     for (i = 0; i < MAX_OBJECTS; i++) {
238         if (i < active_objects) {
239             spawn_object(i);
240         } else {
241             memset(&objects[i], 0, sizeof(objects[i]));
242             hide_object(i);
243         }
244     }
245 }
246
247 static int wave_done(void)
248 {
249     int i;
250
251     for (i = 0; i < active_objects; i++) {
252         if (objects[i].visible)
253             return 0;
254     }
255     return 1;
256 }
257
258 static void update_object(int slot)
259 {
260     object_t *obj = &objects[slot];
261     int y_pixel;
262
263     if (!obj->visible) return;
264
265     if (obj->blown) {
266         if (obj->blow_frames_left > 0)
267             obj->blow_frames_left--;
268         if (obj->blow_frames_left <= 0)

```

```

269     hide_object(slot);
270     return;
271 }
272
273 obj->age_frames++;
274 obj->angle_q8 += obj->angle_inc_q8;
275 obj->y_q = obj->start_y_q + obj->vy_q * obj->age_frames;
276 obj->x += obj->vx_q / Q;
277 y_pixel = obj->y_q / Q;
278
279 if (y_pixel > EXIT_Y) {
280     if (obj->visible && !obj->already_cut) {
281         if (!obj->is_bomb) {
282             lives--;
283             combo_count = 0;
284             write_lives_hw();
285             printf(" MISS slot=%d fruit! lives=%d combo reset\n", slot, lives);
286             fflush(stdout);
287         } else {
288             printf(" slot=%d bomb dodged\n", slot);
289         }
290     }
291     hide_object(slot);
292     return;
293 }
294
295 if (obj->x < obj->radius) {
296     obj->x = obj->radius;
297     obj->vx_q = -obj->vx_q;
298 }
299 if (obj->x > SCREEN_W - obj->radius) {
300     obj->x = SCREEN_W - obj->radius;
301     obj->vx_q = -obj->vx_q;
302 }
303 }
304
305 static int check_swipe(void)
306 {
307     motion_status_t m;
308     unsigned int cm;
309     int is_new;
310     int curr_near;
311     int edge;
312
313     if (ioctl(fd, MOTION_READ, &m) < 0) return 0;
314
315     is_new = m.motion_detected || (m.frame_counter != last_sample_id);
316     if (!is_new) return 0;
317     last_sample_id = m.frame_counter;
318
319     cm = m.changed_pixel_count / ULTRA_TICKS_PER_CM;
320     curr_near = (cm > 0 && cm < NEAR_CM);
321     edge = (!prev_near && curr_near);
322     prev_near = curr_near;
323     return edge;
324 }
325
326 static int object_is_cutttable(int slot)
327 {
328     object_t *obj = &objects[slot];
329     int y_pixel = obj->y_q / Q;
330     int dy = y_pixel - LINE_Y;
331
332     if (dy < 0) dy = -dy;
333     return obj->visible && !obj->already_cut && dy <= (obj->radius + 24); // 24 is a fudge factor to
334     // make it easier to cut objects that are slightly above/below the line
335 }

```

```

336 static void write_all_objects_hw(void)
337 {
338     int i;
339
340     for (i = 0; i < MAX_OBJECTS; i++) {
341         write_state_hw(i);
342         write_fruit_hw(i);
343     }
344 }
345
346 int main(void)
347 {
348     signal(SIGINT, on_sigint);
349     srand((unsigned)time(NULL));
350
351     fd = open(DEV_PATH, O_RDWR);
352     if (fd < 0) {
353         perror("open " DEV_PATH);
354         return 1;
355     }
356
357     score = 0;
358     lives = MAX_LIVES;
359     level = 1;
360     combo_count = 0;
361     active_objects = 1;
362
363     printf("=====\n");
364     printf("    FRUIT NINJA (ultrasonic + bombs)\n");
365     printf("=====\n");
366     printf("Swipe within %u cm to cut the flying object.\n", NEAR_CM);
367     printf("Fruit = +1 score and combo. Bomb or missed fruit resets combo.\n");
368     printf("Level 1: 1 object, Level 2 at %d points: 2 objects, Level 3 at %d points: 3 objects.\n\n",
369           LEVEL2_SCORE, LEVEL3_SCORE);
370
371     write_score_hw();
372     write_lives_hw();
373     spawn_wave();
374
375     while (!g_stop && lives > 0) {
376         int i;
377
378         for (i = 0; i < active_objects; i++)
379             update_object(i);
380
381         if (check_swipe()) {
382             int cut_count = 0;
383             int bomb_cut = 0;
384             int cut_slots[MAX_OBJECTS];
385
386             for (i = 0; i < active_objects; i++) {
387                 object_t *obj = &objects[i];
388
389                 if (!object_is_cutttable(i))
390                     continue;
391
392                 obj->already_cut = 1;
393                 obj->blown = 1;
394                 obj->blow_frames_left = BLOW_DISPLAY_FRAMES;
395                 cut_slots[cut_count++] = i;
396
397                 if (obj->is_bomb) {
398                     bomb_cut = 1;
399                     lives--;
400                     write_lives_hw();
401                     printf("    BOMB CUT slot=%d!  lives=%d\n", i, lives);
402                 }
403             }

```

```

404
405     if (bomb_cut) {
406         combo_count = 0;
407         for (i = 0; i < cut_count; i++)
408             objects[cut_slots[i]].combo_display = 0;
409         printf("  combo reset\n");
410     }
411
412     if (!bomb_cut) {
413         for (i = 0; i < cut_count; i++) {
414             object_t *obj = &objects[cut_slots[i]];
415
416             if (obj->is_bomb)
417                 continue;
418
419             score++;
420             combo_count++;
421             if (combo_count >= 2) {
422                 obj->combo_display = combo_count;
423                 obj->combo_dx_idx = rand_range(0, 15);
424                 obj->combo_dy_idx = rand_range(0, 15);
425             }
426             if ((combo_count % COMBO_HEAL_STEP) == 0 && lives < MAX_LIVES) {
427                 lives++;
428                 write_lives_hw();
429                 printf("  COMBO HEAL!  lives=%d\n", lives);
430             }
431             printf("  CUT fruit slot=%d!  score=%d combo=%d\n",
432                 cut_slots[i], score, combo_count);
433             write_score_hw();
434             refresh_level();
435         }
436     } else {
437         for (i = 0; i < cut_count; i++) {
438             object_t *obj = &objects[cut_slots[i]];
439
440             if (!obj->is_bomb) {
441                 score++;
442                 printf("  CUT fruit slot=%d!  score=%d combo=0\n",
443                     cut_slots[i], score);
444                 write_score_hw();
445                 refresh_level();
446             }
447         }
448     }
449
450     if (cut_count > 0)
451         fflush(stdout);
452 }
453
454 if (lives > 0 && wave_done()) {
455     spawn_wave();
456     continue;
457 }
458
459 write_all_objects_hw();
460 usleep(FRAME_US);
461 }
462
463 memset(objects, 0, sizeof(objects));
464 lives = 0;
465 write_lives_hw();
466 write_all_objects_hw();
467
468 printf("\n===== \n");
469 printf("  GAME OVER.  Final score: %d\n", score);
470 printf("===== \n");
471

```

```

472 close(fd);
473 return 0;
474 }

```

Listing 5: software/game.c: complete user-space game implementation.

## A.2 Complete RTL Directory

```

1 // top_module.sv
2 // Simplified Fruit-Ninja on DE1-SoC
3 // - HC-SR04 ultrasonic sensor -> swipe detection
4 // - VGA 640x480 -> game graphics (fruit + dashed line)
5 // - Avalon-MM 32-bit slave -> HPS register interface
6
7 module top_module (
8 // ===== System =====
9 input logic clk, // 50 MHz
10 input logic reset,
11
12 // ===== Avalon-MM Slave =====
13 input logic chipselect,
14 input logic [3:0] address, // word address
15 input logic read,
16 output logic [31:0] readdata,
17 input logic write,
18 input logic [31:0] writedata,
19
20 // ===== VGA =====
21 output logic [7:0] VGA_R, VGA_G, VGA_B,
22 output logic VGA_CLK, VGA_HS, VGA_VS, VGA_BLANK_N,
23 output logic VGA_SYNC_N,
24
25 // ===== Debug =====
26 output logic [9:0] LED,
27
28 // ===== Ultrasonic (HC-SR04) =====
29 input logic echo_in, // GPIO_0[0], echo from sensor (3.3V-level)
30 output logic trig_out // GPIO_1[0], trigger to sensor
31 );
32
33 // =====
34 // Ultrasonic CSR sub-slave
35 // Top-level Avalon addresses 0..3 (bytes 0x00..0x0C) are forwarded
36 // to the ultra_sensor_csr Avalon slave; addresses 4..11 hit the
37 // game registers below.
38 // =====
39 wire [31:0] ultra_readdata;
40 wire ultra_cs = chipselect & (address[3:2] == 2'b00);
41
42 ultra_sensor_csr ultra_i (
43 .clk (clk),
44 .reset_n (~reset),
45 .s0_address (address[1:0]),
46 .s0_read (read),
47 .s0_write (write),
48 .s0_chipselect (ultra_cs),
49 .s0_writedata (writedata),
50 .s0_readdata (ultra_readdata),
51 .s0_waitrequest (),
52 .echo_in (echo_in),
53 .trig_out (trig_out)
54 );
55
56 // Echo into clk domain for debug display
57 reg echo_s1, echo_s2;
58 always_ff @(posedge clk) begin

```

```

59     echo_s1 <= echo_in;
60     echo_s2 <= echo_s1;
61 end
62
63 // =====
64 // VGA Timing Generator (50 MHz -> 25 MHz pixel clock)
65 // =====
66 logic [10:0] hcount;
67 logic [ 9:0] vcount;
68 logic      endOfField;
69
70 vga_counter counter_0 (
71     .clk50      (clk),
72     .reset      (reset),
73     .enable     (1'b1),
74     .hcount     (hcount),
75     .vcount     (vcount),
76     .VGA_CLK    (VGA_CLK),
77     .VGA_HS     (VGA_HS),
78     .VGA_VS     (VGA_VS),
79     .VGA_BLANK_N (VGA_BLANK_N),
80     .VGA_SYNC_N (VGA_SYNC_N),
81     .endOfField (endOfField)
82 );
83
84 // =====
85 // Game Registers (written by HPS via Avalon-MM)
86 // =====
87 // Word addr | Name | Dir
88 // 0 (0x00) | ultra_status | R bit0=new_sample, bit1=echo, bit2=trig
89 // 1 (0x04) | last_echo_cnt | R
90 // 2 (0x08) | current_echo_cnt | R
91 // 3 (0x0C) | sample_id | R
92 // 4 (0x10) | fruit_x | W selected object slot
93 // 5 (0x14) | fruit_y | W selected object slot
94 // 6 (0x18) | fruit_radius | W selected object slot
95 // 7 (0x1C) | fruit_ctrl | W selected object slot, bit0 = visible
96 // 8 (0x20) | score | W
97 // 9 (0x24) | game_state | W selected object slot,
98 // bit0=bomb, bits[3:1]=fruit sprite id,
99 // bit4=blow, bits[12:5]=angle
100 // 10 (0x28) | lives | W 0..3
101 // 11 (0x2C) | object_index | W selected object slot, 0..2
102
103 localparam int NUM_OBJECTS = 3;
104
105 reg [9:0] fruit_x_reg [0:NUM_OBJECTS-1];
106 reg [9:0] fruit_y_reg [0:NUM_OBJECTS-1];
107 reg [9:0] fruit_radius_reg [0:NUM_OBJECTS-1];
108 reg fruit_visible_reg [0:NUM_OBJECTS-1];
109 reg [31:0] score_reg = 32'd0;
110 reg [31:0] game_state_reg [0:NUM_OBJECTS-1];
111 reg [ 1:0] lives_reg = 2'd3;
112 reg [ 1:0] object_index_reg = 2'd0;
113
114 wire [1:0] object_index_safe = (object_index_reg >= 2'd3) ? 2'd0 : object_index_reg;
115 integer obj_i;
116 integer si;
117
118 // --- Avalon read ---
119 always_ff @(posedge clk) begin
120     if (chipselct && read) begin
121         case (address)
122             4'd0, 4'd1, 4'd2, 4'd3:
123                 readdata <= ultra_readdata;
124             4'd4: readdata <= {22'd0, fruit_x_reg[object_index_safe]};
125             4'd5: readdata <= {22'd0, fruit_y_reg[object_index_safe]};
126             4'd6: readdata <= {22'd0, fruit_radius_reg[object_index_safe]};

```

```

127         4'd7:   readdata <= {31'd0, fruit_visible_reg[object_index_safe]};
128         4'd8:   readdata <= score_reg;
129         4'd9:   readdata <= game_state_reg[object_index_safe];
130         4'd10:  readdata <= {30'd0, lives_reg};
131         4'd11:  readdata <= {30'd0, object_index_reg};
132         default: readdata <= 32'd0;
133     endcase
134 end
135 end
136
137 // --- Avalon write --- (writes to 0..3 flow through ultra_cs to ultra_sensor_csr)
138 always_ff @(posedge clk) begin
139     if (reset) begin
140         for (obj_i = 0; obj_i < NUM_OBJECTS; obj_i = obj_i + 1) begin
141             fruit_x_reg[obj_i]     <= 10'd320;
142             fruit_y_reg[obj_i]     <= 10'd240;
143             fruit_radius_reg[obj_i] <= 10'd30;
144             fruit_visible_reg[obj_i] <= 1'b0;
145             game_state_reg[obj_i]  <= 32'd0;
146         end
147         score_reg     <= 32'd0;
148         lives_reg    <= 2'd3;
149         object_index_reg <= 2'd0;
150     end else if (chipselct && write) begin
151         case (address)
152             4'd4: fruit_x_reg[object_index_safe]     <= writedata[9:0];
153             4'd5: fruit_y_reg[object_index_safe]     <= writedata[9:0];
154             4'd6: fruit_radius_reg[object_index_safe] <= writedata[9:0];
155             4'd7: fruit_visible_reg[object_index_safe] <= writedata[0];
156             4'd8: score_reg     <= writedata;
157             4'd9: game_state_reg[(writedata[17:16] >= 2'd3) ? object_index_safe : writedata[17:16]]
158                 <= writedata;
159             4'd10: lives_reg     <= writedata[1:0];
160             4'd11: object_index_reg <= (writedata[1:0] >= 2'd3) ? 2'd0 : writedata[1:0];
161             default: ;
162         endcase
163     end
164 end
165
166 // =====
167 // VGA Rendering (64x64 RGBA4444 sprite ROM + registered output)
168 // =====
169 wire [9:0] pixel_x = hcount[10:1]; // 0-639
170 wire [9:0] pixel_y = vcount[9:0]; // 0-479
171
172 // ---- Rotated 64x64 sprite addresses, centered at each object x/y ----
173 wire signed [11:0] sprite_dx [0:NUM_OBJECTS-1];
174 wire signed [11:0] sprite_dy [0:NUM_OBJECTS-1];
175 wire          sprite_in_box [0:NUM_OBJECTS-1];
176 wire signed [11:0] cos_q10 [0:NUM_OBJECTS-1];
177 wire signed [11:0] sin_q10 [0:NUM_OBJECTS-1];
178 wire signed [23:0] cos_dx [0:NUM_OBJECTS-1];
179 wire signed [23:0] sin_dy [0:NUM_OBJECTS-1];
180 wire signed [23:0] cos_dy [0:NUM_OBJECTS-1];
181 wire signed [23:0] sin_dx [0:NUM_OBJECTS-1];
182 wire signed [24:0] rot_x_q10 [0:NUM_OBJECTS-1];
183 wire signed [24:0] rot_y_q10 [0:NUM_OBJECTS-1];
184 wire signed [24:0] src_x_q10 [0:NUM_OBJECTS-1];
185 wire signed [24:0] src_y_q10 [0:NUM_OBJECTS-1];
186 wire          sprite_src_valid[0:NUM_OBJECTS-1];
187 wire [5:0]      sprite_src_x [0:NUM_OBJECTS-1];
188 wire [5:0]      sprite_src_y [0:NUM_OBJECTS-1];
189 wire [11:0]      sprite_addr  [0:NUM_OBJECTS-1];
190
191 wire [15:0] apple_pixel [0:NUM_OBJECTS-1];
192 wire [15:0] apple_blow_pixel [0:NUM_OBJECTS-1];
193 wire [15:0] banana_pixel [0:NUM_OBJECTS-1];
194 wire [15:0] banana_blow_pixel [0:NUM_OBJECTS-1];

```

```

194 wire [15:0] watermelon_pixel [0:NUM_OBJECTS-1];
195 wire [15:0] watermelon_blow_pixel [0:NUM_OBJECTS-1];
196 wire [15:0] bomb_pixel [0:NUM_OBJECTS-1];
197 wire [15:0] boom_blow_pixel [0:NUM_OBJECTS-1];
198
199 genvar gi;
200 generate
201     for (gi = 0; gi < NUM_OBJECTS; gi = gi + 1) begin : sprite_slots
202         assign sprite_dx[gi] =
203             $signed({2'b00, pixel_x}) - $signed({2'b00, fruit_x_reg[gi]});
204         assign sprite_dy[gi] =
205             $signed({2'b00, pixel_y}) - $signed({2'b00, fruit_y_reg[gi]});
206         assign sprite_in_box[gi] = fruit_visible_reg[gi]
207             && (sprite_dx[gi] >= -12'sd46) && (sprite_dx[gi] <= 12'sd46)
208             && (sprite_dy[gi] >= -12'sd46) && (sprite_dy[gi] <= 12'sd46);
209
210         rot_lut rot_lut_i (
211             .angle (game_state_reg[gi][12:5]),
212             .cos_q10 (cos_q10[gi]),
213             .sin_q10 (sin_q10[gi])
214         );
215
216         assign cos_dx[gi] = cos_q10[gi] * sprite_dx[gi];
217         assign sin_dy[gi] = sin_q10[gi] * sprite_dy[gi];
218         assign cos_dy[gi] = cos_q10[gi] * sprite_dy[gi];
219         assign sin_dx[gi] = sin_q10[gi] * sprite_dx[gi];
220         assign rot_x_q10[gi] = {cos_dx[gi][23], cos_dx[gi]} + {sin_dy[gi][23], sin_dy[gi]};
221         assign rot_y_q10[gi] = {cos_dy[gi][23], cos_dy[gi]} - {sin_dx[gi][23], sin_dx[gi]};
222         assign src_x_q10[gi] = (25'sd32 <<< 10) + rot_x_q10[gi];
223         assign src_y_q10[gi] = (25'sd32 <<< 10) + rot_y_q10[gi];
224         assign sprite_src_valid[gi] = sprite_in_box[gi]
225             && (src_x_q10[gi] >= 25'sd0) && (src_x_q10[gi] < 25'sd65536)
226             && (src_y_q10[gi] >= 25'sd0) && (src_y_q10[gi] < 25'sd65536);
227         assign sprite_src_x[gi] = src_x_q10[gi][15:10];
228         assign sprite_src_y[gi] = src_y_q10[gi][15:10];
229         assign sprite_addr[gi] = sprite_src_valid[gi] ? {sprite_src_y[gi], sprite_src_x[gi]} : 12'
d0;
230
231         sprite_rom #(.INIT_FILE("../pics/apple.hex")) apple_rom (
232             .clk (clk),
233             .addr (sprite_addr[gi]),
234             .pixel (apple_pixel[gi])
235         );
236
237         sprite_rom #(.INIT_FILE("../pics/apple_blow.hex")) apple_blow_rom (
238             .clk (clk),
239             .addr (sprite_addr[gi]),
240             .pixel (apple_blow_pixel[gi])
241         );
242
243         sprite_rom #(.INIT_FILE("../pics/banana.hex")) banana_rom (
244             .clk (clk),
245             .addr (sprite_addr[gi]),
246             .pixel (banana_pixel[gi])
247         );
248
249         sprite_rom #(.INIT_FILE("../pics/banana_blow.hex")) banana_blow_rom (
250             .clk (clk),
251             .addr (sprite_addr[gi]),
252             .pixel (banana_blow_pixel[gi])
253         );
254
255         sprite_rom #(.INIT_FILE("../pics/watermelon.hex")) watermelon_rom (
256             .clk (clk),
257             .addr (sprite_addr[gi]),
258             .pixel (watermelon_pixel[gi])
259         );
260

```

```

261     sprite_rom #(.INIT_FILE("../pics/watermelon_blow.hex")) watermelon_blow_rom (
262         .clk    (clk),
263         .addr   (sprite_addr[gi]),
264         .pixel  (watermelon_blow_pixel[gi])
265     );
266
267     sprite_rom #(.INIT_FILE("../pics/bomb.hex")) bomb_rom (
268         .clk    (clk),
269         .addr   (sprite_addr[gi]),
270         .pixel  (bomb_pixel[gi])
271     );
272
273     sprite_rom #(.INIT_FILE("../pics/boom_blow.hex")) boom_blow_rom (
274         .clk    (clk),
275         .addr   (sprite_addr[gi]),
276         .pixel  (boom_blow_pixel[gi])
277     );
278     end
279 endgenerate
280
281 // ---- Repeating 128x96 background made from twelve 32x32 RGB888 tiles ----
282 wire [6:0] bg_x_mod_128 = pixel_x[6:0];
283 wire [1:0] bg_tile_col = bg_x_mod_128[6:5]; // 0..3 for 4 tile columns
284 wire [4:0] bg_local_x = bg_x_mod_128[4:0]; // 0..31 pixel x within tile
285
286 wire [9:0] bg_y_minus_384 = pixel_y - 10'd384; // Avoid negative numbers for modulo: 0..383 map to
287 // themselves, 384..479 map to 0..95
288 wire [9:0] bg_y_minus_288 = pixel_y - 10'd288;
289 wire [9:0] bg_y_minus_192 = pixel_y - 10'd192;
290 wire [9:0] bg_y_minus_96  = pixel_y - 10'd96;
291 wire [6:0] bg_y_mod_96 =
292     (pixel_y >= 10'd384) ? bg_y_minus_384[6:0] :
293     (pixel_y >= 10'd288) ? bg_y_minus_288[6:0] :
294     (pixel_y >= 10'd192) ? bg_y_minus_192[6:0] :
295     (pixel_y >= 10'd96)  ? bg_y_minus_96[6:0]  :
296     pixel_y[6:0];
297 wire [1:0] bg_tile_row = (bg_y_mod_96 >= 7'd64) ? 2'd2 :
298     (bg_y_mod_96 >= 7'd32) ? 2'd1 : 2'd0; // 0..2 for 3 tile rows
299 wire [4:0] bg_local_y = bg_y_mod_96[4:0]; // 0..31 pixel y within tile
300 wire [3:0] bg_tile_id = {2'b00, bg_tile_col}
301     + (bg_tile_row == 2'd1 ? 4'd4 :
302       bg_tile_row == 2'd2 ? 4'd8 : 4'd0); // 0..11 tile id for 12 unique tiles
303
304 in the background
305 wire [9:0] bg_tile_addr = {bg_local_y, bg_local_x}; // 32x32 tiles, so 5 bits each for x and y
306 // within tile
307
308 wire [23:0] bg_tile_0000_pixel;
309 wire [23:0] bg_tile_0001_pixel;
310 wire [23:0] bg_tile_0002_pixel;
311 wire [23:0] bg_tile_0003_pixel;
312 wire [23:0] bg_tile_0004_pixel;
313 wire [23:0] bg_tile_0005_pixel;
314 wire [23:0] bg_tile_0006_pixel;
315 wire [23:0] bg_tile_0007_pixel;
316 wire [23:0] bg_tile_0008_pixel;
317 wire [23:0] bg_tile_0009_pixel;
318 wire [23:0] bg_tile_0010_pixel;
319 wire [23:0] bg_tile_0011_pixel;
320
321 tile_rom_rgb888 #(.INIT_FILE("../pics/tiles_32_rgb888_hex/0000.hex")) bg_tile_0000_rom (
322     .clk    (clk),
323     .addr   (bg_tile_addr),
324     .pixel  (bg_tile_0000_pixel)
325 );
326
327 tile_rom_rgb888 #(.INIT_FILE("../pics/tiles_32_rgb888_hex/0001.hex")) bg_tile_0001_rom (
328     .clk    (clk),
329     .addr   (bg_tile_addr),

```

```

326     .pixel (bg_tile_0001_pixel)
327 );
328
329 tile_rom_rgb888 #(.INIT_FILE("../pics/tiles_32_rgb888_hex/0002.hex")) bg_tile_0002_rom (
330     .clk    (clk),
331     .addr  (bg_tile_addr),
332     .pixel (bg_tile_0002_pixel)
333 );
334
335 tile_rom_rgb888 #(.INIT_FILE("../pics/tiles_32_rgb888_hex/0003.hex")) bg_tile_0003_rom (
336     .clk    (clk),
337     .addr  (bg_tile_addr),
338     .pixel (bg_tile_0003_pixel)
339 );
340
341 tile_rom_rgb888 #(.INIT_FILE("../pics/tiles_32_rgb888_hex/0004.hex")) bg_tile_0004_rom (
342     .clk    (clk),
343     .addr  (bg_tile_addr),
344     .pixel (bg_tile_0004_pixel)
345 );
346
347 tile_rom_rgb888 #(.INIT_FILE("../pics/tiles_32_rgb888_hex/0005.hex")) bg_tile_0005_rom (
348     .clk    (clk),
349     .addr  (bg_tile_addr),
350     .pixel (bg_tile_0005_pixel)
351 );
352
353 tile_rom_rgb888 #(.INIT_FILE("../pics/tiles_32_rgb888_hex/0006.hex")) bg_tile_0006_rom (
354     .clk    (clk),
355     .addr  (bg_tile_addr),
356     .pixel (bg_tile_0006_pixel)
357 );
358
359 tile_rom_rgb888 #(.INIT_FILE("../pics/tiles_32_rgb888_hex/0007.hex")) bg_tile_0007_rom (
360     .clk    (clk),
361     .addr  (bg_tile_addr),
362     .pixel (bg_tile_0007_pixel)
363 );
364
365 tile_rom_rgb888 #(.INIT_FILE("../pics/tiles_32_rgb888_hex/0008.hex")) bg_tile_0008_rom (
366     .clk    (clk),
367     .addr  (bg_tile_addr),
368     .pixel (bg_tile_0008_pixel)
369 );
370
371 tile_rom_rgb888 #(.INIT_FILE("../pics/tiles_32_rgb888_hex/0009.hex")) bg_tile_0009_rom (
372     .clk    (clk),
373     .addr  (bg_tile_addr),
374     .pixel (bg_tile_0009_pixel)
375 );
376
377 tile_rom_rgb888 #(.INIT_FILE("../pics/tiles_32_rgb888_hex/0010.hex")) bg_tile_0010_rom (
378     .clk    (clk),
379     .addr  (bg_tile_addr),
380     .pixel (bg_tile_0010_pixel)
381 );
382
383 tile_rom_rgb888 #(.INIT_FILE("../pics/tiles_32_rgb888_hex/0011.hex")) bg_tile_0011_rom (
384     .clk    (clk),
385     .addr  (bg_tile_addr),
386     .pixel (bg_tile_0011_pixel)
387 );
388
389 // ---- Dashed line (horizontal, y = 320, thickness = 2 px each side) ----
390 localparam [9:0] LINE_Y = 10'd320;
391 wire near_line    = (pixel_y >= (LINE_Y - 10'd2)) && (pixel_y <= (LINE_Y + 10'd2));
392 wire on_dashed_line = near_line && ~pixel_x[4]; // 16-on / 16-off
393

```

```

394 // ---- Heart lives display (top-right, 3 hearts) ----
395 localparam [9:0] H_Y = 10'd6;
396 localparam [9:0] H0_X = 10'd556;
397 localparam [9:0] H1_X = 10'd584;
398 localparam [9:0] H2_X = 10'd612;
399
400 wire signed [10:0] heart_dy = $signed({1'b0, pixel_y}) - 11'sd12;
401 wire signed [21:0] heart_dysq_s = heart_dy * heart_dy;
402 wire [21:0] heart_dysq = heart_dysq_s[21:0];
403 wire [9:0] h_toff = (pixel_y >= H_Y + 10'd6) ? (pixel_y - (H_Y + 10'd6)) : 10'd0;
404
405 wire signed [10:0] h0_dxl = $signed({1'b0, pixel_x}) - 11'sd562;
406 wire signed [10:0] h0_dxr = $signed({1'b0, pixel_x}) - 11'sd573;
407 wire signed [21:0] h0_dxl_sq_s = h0_dxl * h0_dxl;
408 wire signed [21:0] h0_dxr_sq_s = h0_dxr * h0_dxr;
409 wire h0_shape =
410     (pixel_x >= H0_X) && (pixel_x <= H0_X + 10'd23) &&
411     (pixel_y >= H_Y) && (pixel_y <= H_Y + 10'd17) &&
412     ( ((pixel_y <= H_Y + 10'd6) && (h0_dxl_sq_s[21:0] + heart_dysq <= 22'd36))
413     | ((pixel_y <= H_Y + 10'd6) && (h0_dxr_sq_s[21:0] + heart_dysq <= 22'd36))
414     | (pixel_y >= H_Y + 10'd6 && pixel_y <= H_Y + 10'd17 &&
415       pixel_x >= H0_X + h_toff &&
416       pixel_x <= H0_X + 10'd23 - h_toff) );
417
418 wire signed [10:0] h1_dxl = $signed({1'b0, pixel_x}) - 11'sd590;
419 wire signed [10:0] h1_dxr = $signed({1'b0, pixel_x}) - 11'sd601;
420 wire signed [21:0] h1_dxl_sq_s = h1_dxl * h1_dxl;
421 wire signed [21:0] h1_dxr_sq_s = h1_dxr * h1_dxr;
422 wire h1_shape =
423     (pixel_x >= H1_X) && (pixel_x <= H1_X + 10'd23) &&
424     (pixel_y >= H_Y) && (pixel_y <= H_Y + 10'd17) &&
425     ( ((pixel_y <= H_Y + 10'd6) && (h1_dxl_sq_s[21:0] + heart_dysq <= 22'd36))
426     | ((pixel_y <= H_Y + 10'd6) && (h1_dxr_sq_s[21:0] + heart_dysq <= 22'd36))
427     | (pixel_y >= H_Y + 10'd6 && pixel_y <= H_Y + 10'd17 &&
428       pixel_x >= H1_X + h_toff &&
429       pixel_x <= H1_X + 10'd23 - h_toff) );
430
431 wire signed [10:0] h2_dxl = $signed({1'b0, pixel_x}) - 11'sd618;
432 wire signed [10:0] h2_dxr = $signed({1'b0, pixel_x}) - 11'sd629;
433 wire signed [21:0] h2_dxl_sq_s = h2_dxl * h2_dxl;
434 wire signed [21:0] h2_dxr_sq_s = h2_dxr * h2_dxr;
435 wire h2_shape =
436     (pixel_x >= H2_X) && (pixel_x <= H2_X + 10'd23) &&
437     (pixel_y >= H_Y) && (pixel_y <= H_Y + 10'd17) &&
438     ( ((pixel_y <= H_Y + 10'd6) && (h2_dxl_sq_s[21:0] + heart_dysq <= 22'd36))
439     | ((pixel_y <= H_Y + 10'd6) && (h2_dxr_sq_s[21:0] + heart_dysq <= 22'd36))
440     | (pixel_y >= H_Y + 10'd6 && pixel_y <= H_Y + 10'd17 &&
441       pixel_x >= H2_X + h_toff &&
442       pixel_x <= H2_X + 10'd23 - h_toff) );
443
444 wire in_heart = h0_shape | h1_shape | h2_shape;
445 wire heart_is_active = (h0_shape & (lives_reg >= 2'd1))
446     | (h1_shape & (lives_reg >= 2'd2))
447     | (h2_shape & (lives_reg == 2'd3));
448
449 function automatic logic [4:0] digit_row_bits(
450     input logic [3:0] digit,
451     input logic [2:0] row
452 );
453     begin
454         case (digit)
455             4'd0: case (row)
456                 3'd0: digit_row_bits = 5'b11111;
457                 3'd1: digit_row_bits = 5'b10001;
458                 3'd2: digit_row_bits = 5'b10011;
459                 3'd3: digit_row_bits = 5'b10101;
460                 3'd4: digit_row_bits = 5'b11001;
461                 3'd5: digit_row_bits = 5'b10001;

```

```

462         default: digit_row_bits = 5'b11111;
463     endcase
464 4'd1: case (row)
465     3'd0: digit_row_bits = 5'b00100;
466     3'd1: digit_row_bits = 5'b01100;
467     3'd2: digit_row_bits = 5'b00100;
468     3'd3: digit_row_bits = 5'b00100;
469     3'd4: digit_row_bits = 5'b00100;
470     3'd5: digit_row_bits = 5'b00100;
471     default: digit_row_bits = 5'b01110;
472 endcase
473 4'd2: case (row)
474     3'd0: digit_row_bits = 5'b11110;
475     3'd1: digit_row_bits = 5'b00001;
476     3'd2: digit_row_bits = 5'b00001;
477     3'd3: digit_row_bits = 5'b11110;
478     3'd4: digit_row_bits = 5'b10000;
479     3'd5: digit_row_bits = 5'b10000;
480     default: digit_row_bits = 5'b11111;
481 endcase
482 4'd3: case (row)
483     3'd0: digit_row_bits = 5'b11110;
484     3'd1: digit_row_bits = 5'b00001;
485     3'd2: digit_row_bits = 5'b00001;
486     3'd3: digit_row_bits = 5'b01110;
487     3'd4: digit_row_bits = 5'b00001;
488     3'd5: digit_row_bits = 5'b00001;
489     default: digit_row_bits = 5'b11110;
490 endcase
491 4'd4: case (row)
492     3'd0: digit_row_bits = 5'b10010;
493     3'd1: digit_row_bits = 5'b10010;
494     3'd2: digit_row_bits = 5'b10010;
495     3'd3: digit_row_bits = 5'b11111;
496     3'd4: digit_row_bits = 5'b00010;
497     3'd5: digit_row_bits = 5'b00010;
498     default: digit_row_bits = 5'b00010;
499 endcase
500 4'd5: case (row)
501     3'd0: digit_row_bits = 5'b11111;
502     3'd1: digit_row_bits = 5'b10000;
503     3'd2: digit_row_bits = 5'b10000;
504     3'd3: digit_row_bits = 5'b11110;
505     3'd4: digit_row_bits = 5'b00001;
506     3'd5: digit_row_bits = 5'b00001;
507     default: digit_row_bits = 5'b11110;
508 endcase
509 4'd6: case (row)
510     3'd0: digit_row_bits = 5'b01111;
511     3'd1: digit_row_bits = 5'b10000;
512     3'd2: digit_row_bits = 5'b10000;
513     3'd3: digit_row_bits = 5'b11110;
514     3'd4: digit_row_bits = 5'b10001;
515     3'd5: digit_row_bits = 5'b10001;
516     default: digit_row_bits = 5'b01110;
517 endcase
518 4'd7: case (row)
519     3'd0: digit_row_bits = 5'b11111;
520     3'd1: digit_row_bits = 5'b00001;
521     3'd2: digit_row_bits = 5'b00010;
522     3'd3: digit_row_bits = 5'b00100;
523     3'd4: digit_row_bits = 5'b01000;
524     3'd5: digit_row_bits = 5'b01000;
525     default: digit_row_bits = 5'b01000;
526 endcase
527 4'd8: case (row)
528     3'd0: digit_row_bits = 5'b01110;
529     3'd1: digit_row_bits = 5'b10001;

```

```

530         3'd2: digit_row_bits = 5'b10001;
531         3'd3: digit_row_bits = 5'b01110;
532         3'd4: digit_row_bits = 5'b10001;
533         3'd5: digit_row_bits = 5'b10001;
534         default: digit_row_bits = 5'b01110;
535     endcase
536     4'd9: case (row)
537         3'd0: digit_row_bits = 5'b01110;
538         3'd1: digit_row_bits = 5'b10001;
539         3'd2: digit_row_bits = 5'b10001;
540         3'd3: digit_row_bits = 5'b01111;
541         3'd4: digit_row_bits = 5'b00001;
542         3'd5: digit_row_bits = 5'b00001;
543         default: digit_row_bits = 5'b11110;
544     endcase
545     default: digit_row_bits = 5'b00000;
546 endcase
547 end
548 endfunction
549
550 function automatic logic [4:0] level_text_row_bits(
551     input logic [2:0] char_idx,
552     input logic [3:0] level_digit,
553     input logic [2:0] row
554 );
555 begin
556     case (char_idx)
557         3'd0: case (row) // L
558             3'd0, 3'd1, 3'd2, 3'd3, 3'd4, 3'd5: level_text_row_bits = 5'b10000;
559             default: level_text_row_bits = 5'b11111;
560         endcase
561         3'd1: case (row) // E
562             3'd0: level_text_row_bits = 5'b11111;
563             3'd1: level_text_row_bits = 5'b10000;
564             3'd2: level_text_row_bits = 5'b10000;
565             3'd3: level_text_row_bits = 5'b11110;
566             3'd4: level_text_row_bits = 5'b10000;
567             3'd5: level_text_row_bits = 5'b10000;
568             default: level_text_row_bits = 5'b11111;
569         endcase
570         3'd2: case (row) // V
571             3'd0: level_text_row_bits = 5'b10001;
572             3'd1: level_text_row_bits = 5'b10001;
573             3'd2: level_text_row_bits = 5'b10001;
574             3'd3: level_text_row_bits = 5'b10001;
575             3'd4: level_text_row_bits = 5'b10001;
576             3'd5: level_text_row_bits = 5'b01010;
577             default: level_text_row_bits = 5'b00100;
578         endcase
579         3'd3: case (row) // E
580             3'd0: level_text_row_bits = 5'b11111;
581             3'd1: level_text_row_bits = 5'b10000;
582             3'd2: level_text_row_bits = 5'b10000;
583             3'd3: level_text_row_bits = 5'b11110;
584             3'd4: level_text_row_bits = 5'b10000;
585             3'd5: level_text_row_bits = 5'b10000;
586             default: level_text_row_bits = 5'b11111;
587         endcase
588         3'd4: case (row) // L
589             3'd0, 3'd1, 3'd2, 3'd3, 3'd4, 3'd5: level_text_row_bits = 5'b10000;
590             default: level_text_row_bits = 5'b11111;
591         endcase
592         3'd5: level_text_row_bits = 5'b00000; // space
593         default: level_text_row_bits = digit_row_bits(level_digit, row);
594     endcase
595 end
596 endfunction
597

```

```

598 // ---- Numeric score display (top-left, 5x7 digits scaled 3x) ----
599 localparam [9:0] SCORE_X = 10'd10;
600 localparam [9:0] SCORE_Y = 10'd10;
601 wire [9:0] score_value = (score_reg > 32'd999) ? 10'd999 : score_reg[9:0];
602 wire [3:0] score_hundreds = score_value / 10'd100;
603 wire [3:0] score_tens = (score_value % 10'd100) / 10'd10;
604 wire [3:0] score_ones = score_value % 10'd10;
605
606 wire in_score_area = (pixel_x >= SCORE_X) && (pixel_x < SCORE_X + 10'd51)
607 && (pixel_y >= SCORE_Y) && (pixel_y < SCORE_Y + 10'd21);
608 wire [9:0] score_rel_x = pixel_x - SCORE_X;
609 wire [9:0] score_rel_y = pixel_y - SCORE_Y;
610 wire score_in_hundreds = in_score_area && (score_rel_x < 10'd15);
611 wire score_in_tens = in_score_area && (score_rel_x >= 10'd18) && (score_rel_x < 10'd33);
612 wire score_in_ones = in_score_area && (score_rel_x >= 10'd36);
613 wire score_in_digit_box = score_in_hundreds | score_in_tens | score_in_ones;
614 wire [9:0] score_digit_x = score_in_hundreds ? score_rel_x :
615 score_in_tens ? (score_rel_x - 10'd18) :
616 score_in_ones ? (score_rel_x - 10'd36) :
617 10'd0;
618 wire [3:0] score_digit = score_in_hundreds ? score_hundreds :
619 score_in_tens ? score_tens :
620 score_ones;
621 wire score_digit_visible = score_in_digit_box
622 && (score_in_ones
623 || (score_in_tens && (score_hundreds != 4'd0 || score_tens != 4'd0))
624 || (score_in_hundreds && (score_hundreds != 4'd0)));
625 wire [2:0] score_font_col = score_digit_x / 10'd3;
626 wire [2:0] score_font_row = score_rel_y / 10'd3;
627 wire [4:0] score_font_bits = digit_row_bits(score_digit, score_font_row);
628 wire in_score_digit = score_digit_visible && score_font_bits[4 - score_font_col];
629
630 // ---- Level display (top-center, same 5x7 font scaled 3x) ----
631 localparam [9:0] LEVEL_X = 10'd259;
632 localparam [9:0] LEVEL_Y = 10'd10;
633 wire [3:0] level_value = (score_reg >= 32'd20) ? 4'd3 :
634 (score_reg >= 32'd10) ? 4'd2 : 4'd1;
635 wire in_level_area = (pixel_x >= LEVEL_X) && (pixel_x < LEVEL_X + 10'd123)
636 && (pixel_y >= LEVEL_Y) && (pixel_y < LEVEL_Y + 10'd21);
637 wire [9:0] level_rel_x = pixel_x - LEVEL_X;
638 wire [9:0] level_rel_y = pixel_y - LEVEL_Y;
639 wire [2:0] level_char_idx = level_rel_x / 10'd18;
640 wire [9:0] level_char_x = level_rel_x - ({7'd0, level_char_idx} * 10'd18);
641 wire level_in_glyph = in_level_area && (level_char_idx < 3'd7) && (level_char_x < 10'd15);
642 wire [2:0] level_font_col = level_char_x / 10'd3;
643 wire [2:0] level_font_row = level_rel_y / 10'd3;
644 wire [4:0] level_font_bits = level_text_row_bits(level_char_idx, level_value, level_font_row);
645 wire in_level_text = level_in_glyph && level_font_bits[4 - level_font_col];
646
647 function automatic logic [4:0] combo_x_row_bits(input logic [2:0] row);
648 begin
649 case (row)
650 3'd0: combo_x_row_bits = 5'b10001;
651 3'd1: combo_x_row_bits = 5'b01010;
652 3'd2: combo_x_row_bits = 5'b00100;
653 3'd3: combo_x_row_bits = 5'b00100;
654 3'd4: combo_x_row_bits = 5'b01010;
655 3'd5: combo_x_row_bits = 5'b10001;
656 default: combo_x_row_bits = 5'b10001;
657 endcase
658 end
659 endfunction
660
661 function automatic logic signed [10:0] combo_offset_px(input logic [3:0] idx);
662 begin
663 case (idx)
664 4'd0: combo_offset_px = -11'sd88;
665 4'd1: combo_offset_px = -11'sd80;

```

```

666         4'd2:    combo_offset_px = -11'sd72;
667         4'd3:    combo_offset_px = -11'sd64;
668         4'd4:    combo_offset_px = -11'sd56;
669         4'd5:    combo_offset_px = -11'sd48;
670         4'd6:    combo_offset_px = 11'sd48;
671         4'd7:    combo_offset_px = 11'sd56;
672         4'd8:    combo_offset_px = 11'sd64;
673         4'd9:    combo_offset_px = 11'sd72;
674         4'd10:   combo_offset_px = 11'sd80;
675         4'd11:   combo_offset_px = 11'sd88;
676         4'd12:   combo_offset_px = -11'sd76;
677         4'd13:   combo_offset_px = -11'sd60;
678         4'd14:   combo_offset_px = 11'sd60;
679         default: combo_offset_px = 11'sd76;
680     endcase
681 end
682 endfunction
683
684 // ---- Combo display near each cut fruit (x2, x3, ...), same 5x7 font scaled 3x ----
685 wire [NUM_OBJECTS-1:0] in_combo_text;
686
687 generate
688     for (gi = 0; gi < NUM_OBJECTS; gi = gi + 1) begin : combo_text_slots
689         wire [5:0] combo_value = (game_state_reg[gi][23:18] > 6'd63) ? 6'd63 : game_state_reg[gi
690 ] [23:18];
691         wire signed [10:0] combo_dx_px = combo_offset_px(game_state_reg[gi][27:24]);
692         wire signed [10:0] combo_dy_px = combo_offset_px(game_state_reg[gi][31:28]);
693         wire signed [11:0] combo_x0_s = $signed({2'b00, fruit_x_reg[gi]}) + combo_dx_px;
694         wire signed [11:0] combo_y0_s = $signed({2'b00, fruit_y_reg[gi]}) + combo_dy_px;
695         wire [9:0] combo_x0 = (combo_x0_s < 12'sd0) ? 10'd0 :
696             (combo_x0_s > 12'sd590) ? 10'd590 : combo_x0_s[9:0];
697         wire [9:0] combo_y0 = (combo_y0_s < 12'sd0) ? 10'd0 :
698             (combo_y0_s > 12'sd456) ? 10'd456 : combo_y0_s[9:0];
699         wire combo_two_digits = combo_value >= 6'd10;
700         wire [9:0] combo_w = combo_two_digits ? 10'd51 : 10'd33;
701         wire combo_area = (combo_value >= 6'd2)
702             && (pixel_x >= combo_x0) && (pixel_x < combo_x0 + combo_w)
703             && (pixel_y >= combo_y0) && (pixel_y < combo_y0 + 10'd21);
704         wire [9:0] combo_rel_x = pixel_x - combo_x0;
705         wire [9:0] combo_rel_y = pixel_y - combo_y0;
706         wire [1:0] combo_char_idx = combo_rel_x / 10'd18;
707         wire [9:0] combo_char_x = combo_rel_x - ({8'd0, combo_char_idx} * 10'd18);
708         wire combo_in_glyph = combo_area && (combo_char_x < 10'd15)
709             && ((!combo_two_digits && combo_char_idx < 2'd2)
710             || (combo_two_digits && combo_char_idx < 2'd3));
711         wire [2:0] combo_font_col = combo_char_x / 10'd3;
712         wire [2:0] combo_font_row = combo_rel_y / 10'd3;
713         wire [3:0] combo_tens = combo_value / 6'd10;
714         wire [3:0] combo_ones = combo_value % 6'd10;
715         wire [3:0] combo_digit = combo_two_digits
716             ? (combo_char_idx == 2'd1 ? combo_tens : combo_ones)
717             : combo_ones;
718         wire [4:0] combo_bits = (combo_char_idx == 2'd0)
719             ? combo_x_row_bits(combo_font_row)
720             : digit_row_bits(combo_digit, combo_font_row);
721         assign in_combo_text[gi] = combo_in_glyph && combo_bits[4 - combo_font_col];
722     end
723 endgenerate
724
725 // Delay non-ROM classification by one cycle to match synchronous M10K output.
726 logic blank_d;
727 logic in_heart_d;
728 logic heart_is_active_d;
729 logic in_score_digit_d;
730 logic in_level_text_d;
731 logic in_combo_text_d;
732 logic on_dashed_line_d;
733 logic sprite_in_box_d [0:NUM_OBJECTS-1];

```

```

733 logic    sprite_src_valid_d[0:NUM_OBJECTS-1];
734 logic [4:0] game_state_d    [0:NUM_OBJECTS-1];
735 logic [3:0] bg_tile_id_d;
736
737 always_ff @(posedge clk) begin
738     if (reset) begin
739         blank_d            <= 1'b0;
740         in_heart_d        <= 1'b0;
741         heart_is_active_d <= 1'b0;
742         in_score_digit_d <= 1'b0;
743         in_level_text_d  <= 1'b0;
744         in_combo_text_d  <= 1'b0;
745         on_dashed_line_d <= 1'b0;
746         bg_tile_id_d     <= 4'd0;
747         for (obj_i = 0; obj_i < NUM_OBJECTS; obj_i = obj_i + 1) begin
748             sprite_in_box_d[obj_i] <= 1'b0;
749             sprite_src_valid_d[obj_i] <= 1'b0;
750             game_state_d[obj_i] <= 5'd0;
751         end
752     end else begin
753         blank_d            <= VGA_BLANK_N;
754         in_heart_d        <= in_heart;
755         heart_is_active_d <= heart_is_active;
756         in_score_digit_d <= in_score_digit;
757         in_level_text_d  <= in_level_text;
758         in_combo_text_d  <= |in_combo_text;
759         on_dashed_line_d <= on_dashed_line;
760         bg_tile_id_d     <= bg_tile_id;
761         for (obj_i = 0; obj_i < NUM_OBJECTS; obj_i = obj_i + 1) begin
762             sprite_in_box_d[obj_i] <= sprite_in_box[obj_i];
763             sprite_src_valid_d[obj_i] <= sprite_src_valid[obj_i];
764             game_state_d[obj_i] <= game_state_reg[obj_i][4:0];
765         end
766     end
767 end
768
769 logic [15:0] sprite_pixel    [0:NUM_OBJECTS-1];
770 logic [23:0] bg_pixel;
771 // Determine which sprite pixel to show for each object slot, based on the delayed game state.
772 always_comb begin
773     for (si = 0; si < NUM_OBJECTS; si = si + 1) begin
774         if (game_state_d[si][0]) begin
775             sprite_pixel[si] = game_state_d[si][4] ? boom_blow_pixel[si] : bomb_pixel[si];
776         end else begin
777             case (game_state_d[si][3:1])
778                 3'd1:    sprite_pixel[si] = game_state_d[si][4] ? banana_blow_pixel[si] :
779 banana_pixel[si];
780                 3'd2:    sprite_pixel[si] = game_state_d[si][4] ? watermelon_blow_pixel[si] :
781 watermelon_pixel[si];
782                 default: sprite_pixel[si] = game_state_d[si][4] ? apple_blow_pixel[si] :
783 apple_pixel[si];
784             endcase
785         end
786     end
787 end
788
789 wire [NUM_OBJECTS-1:0] sprite_opaque;
790 assign sprite_opaque[0] = sprite_in_box_d[0] && sprite_src_valid_d[0] && (sprite_pixel[0][3:0] !=
791 4'h0);
792 assign sprite_opaque[1] = sprite_in_box_d[1] && sprite_src_valid_d[1] && (sprite_pixel[1][3:0] !=
793 4'h0);
794 assign sprite_opaque[2] = sprite_in_box_d[2] && sprite_src_valid_d[2] && (sprite_pixel[2][3:0] !=
795 4'h0);
796
797 logic [15:0] visible_sprite_pixel;
798
799 always_comb begin
800     if (sprite_opaque[2]) begin

```

```

795     visible_sprite_pixel = sprite_pixel[2];
796 end else if (sprite_opaque[1]) begin
797     visible_sprite_pixel = sprite_pixel[1];
798 end else begin
799     visible_sprite_pixel = sprite_pixel[0];
800 end
801 end
802
803 always_comb begin
804     case (bg_tile_id_d)
805         4'd0:    bg_pixel = bg_tile_0000_pixel;
806         4'd1:    bg_pixel = bg_tile_0001_pixel;
807         4'd2:    bg_pixel = bg_tile_0002_pixel;
808         4'd3:    bg_pixel = bg_tile_0003_pixel;
809         4'd4:    bg_pixel = bg_tile_0004_pixel;
810         4'd5:    bg_pixel = bg_tile_0005_pixel;
811         4'd6:    bg_pixel = bg_tile_0006_pixel;
812         4'd7:    bg_pixel = bg_tile_0007_pixel;
813         4'd8:    bg_pixel = bg_tile_0008_pixel;
814         4'd9:    bg_pixel = bg_tile_0009_pixel;
815         4'd10:   bg_pixel = bg_tile_0010_pixel;
816         default: bg_pixel = bg_tile_0011_pixel;
817     endcase
818 end
819
820 // ---- Pixel output mux ----
821 // heart > combo > score/level > sprite > dashed line > background
822 always_ff @(posedge clk) begin
823     if (reset) begin
824         VGA_R <= 8'd0;  VGA_G <= 8'd0;  VGA_B <= 8'd0;
825     end else if (blank_d) begin
826         if (in_heart_d) begin
827             if (heart_is_active_d) begin
828                 VGA_R <= 8'hFF;  VGA_G <= 8'h20;  VGA_B <= 8'h20;
829             end else begin
830                 VGA_R <= 8'h50;  VGA_G <= 8'h50;  VGA_B <= 8'h50;
831             end
832         end else if (in_combo_text_d) begin
833             VGA_R <= 8'hFF;  VGA_G <= 8'hE0;  VGA_B <= 8'h40;
834         end else if (in_score_digit_d || in_level_text_d) begin
835             VGA_R <= 8'hFF;  VGA_G <= 8'hFF;  VGA_B <= 8'hFF;
836         end else if (!sprite_opaque) begin
837             // RGBA4444 stores the original RGBA8888 channel high nibbles.
838             VGA_R <= {visible_sprite_pixel[15:12], visible_sprite_pixel[15:12]};
839             VGA_G <= {visible_sprite_pixel[11:8],  visible_sprite_pixel[11:8]};
840             VGA_B <= {visible_sprite_pixel[7:4],  visible_sprite_pixel[7:4]};
841         end else if (on_dashed_line_d) begin
842             // cut line -> white
843             VGA_R <= 8'hFF;  VGA_G <= 8'hFF;  VGA_B <= 8'hFF;
844         end else begin
845             VGA_R <= bg_pixel[23:16];
846             VGA_G <= bg_pixel[15:8];
847             VGA_B <= bg_pixel[7:0];
848         end
849     end else begin
850         VGA_R <= 8'd0;  VGA_G <= 8'd0;  VGA_B <= 8'd0;
851     end
852 end
853
854 // =====
855 // Debug LEDs
856 // =====
857 assign LED[0]  = trig_out;           // trigger pulse (~20 Hz blink)
858 assign LED[1]  = echo_s2;           // echo activity
859 assign LED[9:2] = 8'b0;
860
861 endmodule

```

Listing 6: rtl/top\_module.sv: complete custom peripheral top level, Avalon register file, VGA renderer, sprite/tile logic, HUD, and LEDs.

```

1 module ultra_sensor_csr (
2   input wire      clk,
3   input wire      reset_n,
4
5   // Avalon-MM slave
6   input wire [1:0] s0_address,
7   input wire      s0_read,
8   input wire      s0_write,
9   input wire      s0_chipselect,
10  input wire [31:0] s0_writedata,
11  output reg [31:0] s0_readdata,
12  output wire      s0_waitrequest,
13
14  // sensor pins
15  input wire      echo_in,
16  output wire     trig_out
17 );
18
19 assign s0_waitrequest = 1'b0;
20
21 // -----
22 // 1) trigger generation
23 // 50MHz -> about every 100ms do one measurement
24 // trig high about 100us
25 // -----
26 reg [22:0] period_cnt;
27 wire period_cnt_full = (period_cnt == 23'd5000000);
28
29 always @(posedge clk or negedge reset_n) begin
30   if (!reset_n)
31     period_cnt <= 23'd0;
32   else if (period_cnt_full)
33     period_cnt <= 23'd0;
34   else
35     period_cnt <= period_cnt + 23'd1;
36 end
37
38 wire trig = (period_cnt > 23'd100) && (period_cnt < 23'd5100);
39 assign trig_out = trig;
40
41 // -----
42 // 2) sync echo into FPGA clock domain
43 // -----
44 reg echo_ff1, echo_ff2, echo_prev;
45
46 always @(posedge clk or negedge reset_n) begin
47   if (!reset_n) begin
48     echo_ff1 <= 1'b0;
49     echo_ff2 <= 1'b0;
50     echo_prev <= 1'b0;
51   end else begin
52     echo_ff1 <= echo_in;
53     echo_ff2 <= echo_ff1;
54     echo_prev <= echo_ff2;
55   end
56 end
57
58 wire echo_rise = echo_ff2 & ~echo_prev;
59 wire echo_fall = ~echo_ff2 & echo_prev;
60
61 // -----
62 // 3) echo pulse width count
63 // -----

```

```

64 reg [31:0] echo_cnt;
65 reg [31:0] last_echo_cnt;
66 reg [31:0] sample_id;
67 reg      new_sample;
68
69 always @(posedge clk or negedge reset_n) begin
70     if (!reset_n) begin
71         echo_cnt      <= 32'd0;
72         last_echo_cnt <= 32'd0;
73         sample_id    <= 32'd0;
74         new_sample   <= 1'b0;
75     end else begin
76         // HPS write 1 to clear new_sample
77         if (s0_chipselect && s0_write && (s0_address == 2'd0) && s0_writedata[0])
78             new_sample <= 1'b0;
79
80         if (trig) begin
81             echo_cnt <= 32'd0;
82         end else if (echo_ff2) begin
83             echo_cnt <= echo_cnt + 32'd1;
84         end
85
86         if (echo_fall) begin
87             last_echo_cnt <= echo_cnt;
88             sample_id    <= sample_id + 32'd1;
89             new_sample   <= 1'b1;
90         end
91     end
92 end
93
94 // -----
95 // 4) register map
96 // 0x0 status: bit0=new_sample, bit1=echo, bit2=trig
97 // 0x4 last_echo_cnt
98 // 0x8 current_echo_cnt
99 // 0xC sample_id
100 // -----
101 always @(*) begin
102     case (s0_address)
103         2'd0: s0_readdata = {29'd0, trig, echo_ff2, new_sample};
104         2'd1: s0_readdata = last_echo_cnt;
105         2'd2: s0_readdata = echo_cnt;
106         2'd3: s0_readdata = sample_id;
107         default: s0_readdata = 32'd0;
108     endcase
109 end
110
111 endmodule

```

Listing 7: rtl/ultra\_sensor\_csr.v: complete HC-SR04 trigger/echo CSR.

```

1 module vga_counter (
2     input logic      clk50,
3     reset,
4     enable,
5     output logic [10:0] hcount, // hcount[10:1] is pixel column
6     output logic [ 9:0] vcount, // vcount[9:0] is pixel row
7     output logic      VGA_CLK,
8     VGA_HS,
9     VGA_VS,
10    VGA_BLANK_N,
11    VGA_SYNC_N,
12    endOfField
13 );
14
15 /*
16 * 640 X 480 VGA timing for a 50 MHz clock: one pixel every other cycle
17 *

```



86 **endmodule**

Listing 8: rtl/vga\_counter.sv: complete VGA timing generator.

```
1 // 8-bit angle to Q1.10 sine/cosine, using a quarter-wave LUT.
2 // [ 0cos  0sin ]
3 // [-0sin  0cos ]
4 module rot_lut (
5     input  logic [7:0] angle,
6     output logic signed [11:0] cos_q10,
7     output logic signed [11:0] sin_q10
8 );
9
10 logic signed [11:0] sin_b;
11 logic signed [11:0] cos_b;
12 logic [6:0] phase;
13
14 function automatic logic signed [11:0] sin_base(input logic [6:0] idx);
15     begin
16         unique case (idx)
17             7'd0: sin_base = 12'sd0;
18             7'd1: sin_base = 12'sd25;
19             7'd2: sin_base = 12'sd50;
20             7'd3: sin_base = 12'sd75;
21             7'd4: sin_base = 12'sd100;
22             7'd5: sin_base = 12'sd125;
23             7'd6: sin_base = 12'sd150;
24             7'd7: sin_base = 12'sd175;
25             7'd8: sin_base = 12'sd200;
26             7'd9: sin_base = 12'sd224;
27             7'd10: sin_base = 12'sd249;
28             7'd11: sin_base = 12'sd273;
29             7'd12: sin_base = 12'sd297;
30             7'd13: sin_base = 12'sd321;
31             7'd14: sin_base = 12'sd345;
32             7'd15: sin_base = 12'sd369;
33             7'd16: sin_base = 12'sd392;
34             7'd17: sin_base = 12'sd415;
35             7'd18: sin_base = 12'sd438;
36             7'd19: sin_base = 12'sd460;
37             7'd20: sin_base = 12'sd483;
38             7'd21: sin_base = 12'sd505;
39             7'd22: sin_base = 12'sd526;
40             7'd23: sin_base = 12'sd548;
41             7'd24: sin_base = 12'sd569;
42             7'd25: sin_base = 12'sd590;
43             7'd26: sin_base = 12'sd610;
44             7'd27: sin_base = 12'sd630;
45             7'd28: sin_base = 12'sd650;
46             7'd29: sin_base = 12'sd669;
47             7'd30: sin_base = 12'sd688;
48             7'd31: sin_base = 12'sd706;
49             7'd32: sin_base = 12'sd724;
50             7'd33: sin_base = 12'sd742;
51             7'd34: sin_base = 12'sd759;
52             7'd35: sin_base = 12'sd775;
53             7'd36: sin_base = 12'sd792;
54             7'd37: sin_base = 12'sd807;
55             7'd38: sin_base = 12'sd822;
56             7'd39: sin_base = 12'sd837;
57             7'd40: sin_base = 12'sd851;
58             7'd41: sin_base = 12'sd865;
59             7'd42: sin_base = 12'sd878;
60             7'd43: sin_base = 12'sd891;
61             7'd44: sin_base = 12'sd903;
62             7'd45: sin_base = 12'sd915;
63             7'd46: sin_base = 12'sd926;
64             7'd47: sin_base = 12'sd936;
```

```

65         7'd48: sin_base = 12'sd946;
66         7'd49: sin_base = 12'sd955;
67         7'd50: sin_base = 12'sd964;
68         7'd51: sin_base = 12'sd972;
69         7'd52: sin_base = 12'sd980;
70         7'd53: sin_base = 12'sd987;
71         7'd54: sin_base = 12'sd993;
72         7'd55: sin_base = 12'sd999;
73         7'd56: sin_base = 12'sd1004;
74         7'd57: sin_base = 12'sd1009;
75         7'd58: sin_base = 12'sd1013;
76         7'd59: sin_base = 12'sd1016;
77         7'd60: sin_base = 12'sd1019;
78         7'd61: sin_base = 12'sd1021;
79         7'd62: sin_base = 12'sd1023;
80         7'd63: sin_base = 12'sd1024;
81         7'd64: sin_base = 12'sd1024;
82         default: sin_base = 12'sd0;
83     endcase
84 end
85 endfunction
86
87 always_comb begin
88     phase = {1'b0, angle[5:0]};
89     sin_b = sin_base(phase);
90     cos_b = sin_base(7'd64 - phase);
91
92     unique case (angle[7:6])
93     2'd0: begin
94         cos_q10 = cos_b;
95         sin_q10 = sin_b;
96     end
97     2'd1: begin
98         cos_q10 = -sin_b;
99         sin_q10 = cos_b;
100    end
101    2'd2: begin
102        cos_q10 = -cos_b;
103        sin_q10 = -sin_b;
104    end
105    default: begin
106        cos_q10 = sin_b;
107        sin_q10 = -cos_b;
108    end
109    endcase
110 end
111
112 endmodule

```

Listing 9: rtl/rot\_lut.sv: complete fixed-point sine/cosine lookup table.

```

1 // 64x64 RGBA4444 sprite ROM, initialized from one $readmemh file.
2 module sprite_rom #(
3     parameter INIT_FILE = ""
4 ) (
5     input  logic      clk,
6     input  logic [11:0] addr,
7     output logic [15:0] pixel
8 );
9
10 (* ramstyle = "M10K" *) logic [15:0] mem [0:4095];
11
12 initial begin
13     if (INIT_FILE != "")
14         $readmemh(INIT_FILE, mem);
15 end
16
17 always_ff @(posedge clk) begin

```

```

18     pixel <= mem[addr];
19     end
20
21 endmodule

```

Listing 10: rtl/sprite\_rom.sv: complete 64 by 64 RGBA4444 sprite ROM wrapper.

```

1 // 32x32 RGB888 tile ROM, initialized from one $readmemh file.
2 module tile_rom_rgb888 #(
3     parameter INIT_FILE = ""
4 ) (
5     input logic      clk,
6     input logic [9:0] addr,
7     output logic [23:0] pixel
8 );
9
10    (* ramstyle = "M10K" *) logic [23:0] mem [0:1023];
11
12    initial begin
13        if (INIT_FILE != "")
14            $readmemh(INIT_FILE, mem);
15    end
16
17    always_ff @(posedge clk) begin
18        pixel <= mem[addr];
19    end
20
21 endmodule

```

Listing 11: rtl/tile\_rom\_rgb888.sv: complete 32 by 32 RGB888 tile ROM wrapper.

## B Appendix: Selected DE1-SoC GHRD Integration Code

These listings are selected because they are the handoff points between the custom project logic and the DE1-SoC base system: the board wrapper, the Platform Designer component definition, the generated device-tree node used by the Linux driver, the Qsys connection from the HPS lightweight bridge, and the relevant pin assignments. Large generated descriptions such as the full `soc_system.sopcinfo.xml` are not included because they are not useful for understanding the custom design.

### B.1 Board-Level Wrapper Connections

```

1 // de1_soc_top.v
2 // Quartus top-level wrapper for Fruit Ninja DE1-SoC (ultrasonic version)
3 //
4 // FPGA-side port names match Terasic DE1_SoC_pin_assignments.qsf
5 // HPS-side port names kept from GHRD (no QSF pin assignment needed for HPS)
6 // Changes vs GHRD: TFT -> VGA DAC, HC-SR04 on GPIO_0[0]/GPIO_1[0]
7
8 module de1_soc_top (
9
10     // ===== FPGA Clock =====
11     input wire      CLOCK_50,          // PIN_AF14
12
13     // ===== KEY (active-low pushbuttons) =====
14     input wire [1:0] KEY,              // KEY[0]=PIN_AA14, KEY[1]=PIN_AA15
15
16     // ===== LEDR =====
17     output wire [9:0] LEDR,
18
19     // ===== VGA (ADV7123 DAC) =====
20     output wire [7:0] VGA_R,

```

```

21  output wire [7:0]  VGA_G,
22  output wire [7:0]  VGA_B,
23  output wire      VGA_CLK,
24  output wire      VGA_HS,
25  output wire      VGA_VS,
26  output wire      VGA_BLANK_N,
27  output wire      VGA_SYNC_N,
28
29  // ===== GPIO_0 (HC-SR04 echo on [0]) =====
30  inout wire [35:0] GPIO_0,
31
32  // ===== GPIO_1 (HC-SR04 trig on [0]) =====
33  inout wire [35:0] GPIO_1,
34
35  // ===== HPS DDR3 =====

```

Listing 12: DE1\_SoC\_GHRD/de1\_soc\_top.v: project-relevant top-level ports for VGA and ultrasonic GPIO.

```

1  wire clk_66m;
2
3  // PLL: 50 MHz -> 66 MHz (kept from GHRD, still referenced by soc_system)
4  PLL_0002 pll_inst (
5      .refclk   (CLOCK_50),
6      .rst      (1'b0),
7      .outclk_0 (),          // 33 MHz - unused (was for TFT)
8      .outclk_1 (clk_66m),  // 66 MHz - wired to soc_system.clk_66m_clk
9      .locked   ()
10 );
11
12 wire [9:0] led_pio_unused; // GHRD-built-in led_pio, not used
13 wire [9:0] led_from_game; // driven by top_module (LED[0]=trig, LED[1]=echo)
14 wire      sensor_echo;
15 wire      sensor_trig;
16
17 assign sensor_echo = GPIO_0[0];
18 assign GPIO_1[0]   = sensor_trig;
19
20 assign LEDR = led_from_game;
21
22 // =====
23 // Qsys soc_system instantiation
24 // =====
25 soc_system u0 (
26     // ---- Clock & Reset ----
27     .clk_clk           (CLOCK_50),
28     .reset_reset_n    (hps_0_h2f_reset_n),
29     .clk_66m_clk      (clk_66m),
30     .hps_0_h2f_reset_reset_n (hps_0_h2f_reset_n),
31
32     // ---- HPS DDR3 Memory ----
33     .memory_mem_a      (memory_mem_a),
34     .memory_mem_ba     (memory_mem_ba),
35     .memory_mem_ck     (memory_mem_ck),
36     .memory_mem_ck_n   (memory_mem_ck_n),
37     .memory_mem_cke    (memory_mem_cke),
38     .memory_mem_cs_n   (memory_mem_cs_n),
39     .memory_mem_ras_n  (memory_mem_ras_n),
40     .memory_mem_cas_n  (memory_mem_cas_n),
41     .memory_mem_we_n   (memory_mem_we_n),
42     .memory_mem_reset_n (memory_mem_reset_n),
43     .memory_mem_dq      (memory_mem_dq),
44     .memory_mem_dqs     (memory_mem_dqs),
45     .memory_mem_dqs_n  (memory_mem_dqs_n),
46     .memory_mem_odt    (memory_mem_odt),
47     .memory_mem_dm     (memory_mem_dm),
48     .memory_oct_rzqin  (memory_oct_rzqin),

```

```

49 // ---- HPS Ethernet ----
50
51 .hps_0_hps_io_hps_io_emac1_inst_TX_CLK (hps_eth1_TX_CLK),
52 .hps_0_hps_io_hps_io_emac1_inst_TXD0 (hps_eth1_TXD0),
53 .hps_0_hps_io_hps_io_emac1_inst_TXD1 (hps_eth1_TXD1),
54 .hps_0_hps_io_hps_io_emac1_inst_TXD2 (hps_eth1_TXD2),
55 .hps_0_hps_io_hps_io_emac1_inst_TXD3 (hps_eth1_TXD3),
56 .hps_0_hps_io_hps_io_emac1_inst_RXD0 (hps_eth1_RXD0),
57 .hps_0_hps_io_hps_io_emac1_inst_MDIO (hps_eth1_MDIO),
58 .hps_0_hps_io_hps_io_emac1_inst_MDC (hps_eth1_MDC),
59 .hps_0_hps_io_hps_io_emac1_inst_RX_CTL (hps_eth1_RX_CTL),
60 .hps_0_hps_io_hps_io_emac1_inst_TX_CTL (hps_eth1_TX_CTL),
61 .hps_0_hps_io_hps_io_emac1_inst_RX_CLK (hps_eth1_RX_CLK),
62 .hps_0_hps_io_hps_io_emac1_inst_RXD1 (hps_eth1_RXD1),
63 .hps_0_hps_io_hps_io_emac1_inst_RXD2 (hps_eth1_RXD2),
64 .hps_0_hps_io_hps_io_emac1_inst_RXD3 (hps_eth1_RXD3),
65
66 // ---- HPS SD Card ----
67 .hps_0_hps_io_hps_io_sdio_inst_CMD (hps_sdio_CMD),
68 .hps_0_hps_io_hps_io_sdio_inst_D0 (hps_sdio_D0),
69 .hps_0_hps_io_hps_io_sdio_inst_D1 (hps_sdio_D1),
70 .hps_0_hps_io_hps_io_sdio_inst_CLK (hps_sdio_CLK),
71 .hps_0_hps_io_hps_io_sdio_inst_D2 (hps_sdio_D2),
72 .hps_0_hps_io_hps_io_sdio_inst_D3 (hps_sdio_D3),
73
74 // ---- HPS USB ----
75 .hps_0_hps_io_hps_io_usb1_inst_D0 (hps_usb1_D0),
76 .hps_0_hps_io_hps_io_usb1_inst_D1 (hps_usb1_D1),
77 .hps_0_hps_io_hps_io_usb1_inst_D2 (hps_usb1_D2),
78 .hps_0_hps_io_hps_io_usb1_inst_D3 (hps_usb1_D3),
79 .hps_0_hps_io_hps_io_usb1_inst_D4 (hps_usb1_D4),
80 .hps_0_hps_io_hps_io_usb1_inst_D5 (hps_usb1_D5),
81 .hps_0_hps_io_hps_io_usb1_inst_D6 (hps_usb1_D6),
82 .hps_0_hps_io_hps_io_usb1_inst_D7 (hps_usb1_D7),
83 .hps_0_hps_io_hps_io_usb1_inst_CLK (hps_usb1_CLK),
84 .hps_0_hps_io_hps_io_usb1_inst_STP (hps_usb1_STP),
85 .hps_0_hps_io_hps_io_usb1_inst_DIR (hps_usb1_DIR),
86 .hps_0_hps_io_hps_io_usb1_inst_NXT (hps_usb1_NXT),
87
88 // ---- HPS SPI ----
89 .hps_0_hps_io_hps_io_spim0_inst_CLK (hps_spim0_CLK),
90 .hps_0_hps_io_hps_io_spim0_inst_MOSI (hps_spim0_MOSI),
91 .hps_0_hps_io_hps_io_spim0_inst_MISO (hps_spim0_MISO),
92 .hps_0_hps_io_hps_io_spim0_inst_SS0 (hps_spim0_SS0),
93 .hps_0_hps_io_hps_io_spim1_inst_CLK (hps_spim1_CLK),
94 .hps_0_hps_io_hps_io_spim1_inst_MOSI (hps_spim1_MOSI),
95 .hps_0_hps_io_hps_io_spim1_inst_MISO (hps_spim1_MISO),
96 .hps_0_hps_io_hps_io_spim1_inst_SS0 (hps_spim1_SS0),
97
98 // ---- HPS UART ----
99 .hps_0_hps_io_hps_io_uart0_inst_RX (hps_uart0_RX),
100 .hps_0_hps_io_hps_io_uart0_inst_TX (hps_uart0_TX),
101
102 // ---- HPS I2C ----
103 .hps_0_hps_io_hps_io_i2c0_inst_SDA (hps_i2c0_SDA),
104 .hps_0_hps_io_hps_io_i2c0_inst_SCL (hps_i2c0_SCL),
105 .hps_0_hps_io_hps_io_i2c1_inst_SDA (hps_i2c1_SDA),
106 .hps_0_hps_io_hps_io_i2c1_inst_SCL (hps_i2c1_SCL),
107
108 // ---- HPS GPIO ----
109 .hps_0_hps_io_hps_io_gpio_inst_GPIO00 (hps_gpio_GPIO00),
110 .hps_0_hps_io_hps_io_gpio_inst_GPIO09 (hps_usb1_CONV_N),
111 .hps_0_hps_io_hps_io_gpio_inst_GPIO34 (hps_gpio_GPIO34),
112 .hps_0_hps_io_hps_io_gpio_inst_GPIO35 (hps_eth1_INT_N),
113 .hps_0_hps_io_hps_io_gpio_inst_GPIO37 (hps_gpio_GPIO37),
114 .hps_0_hps_io_hps_io_gpio_inst_GPIO44 (hps_gpio_GPIO44),
115 .hps_0_hps_io_hps_io_gpio_inst_GPIO48 (hps_gpio_GPIO48),
116 .hps_0_hps_io_hps_io_gpio_inst_GPIO53 (hps_led),

```

```

117     .hps_0_hps_io_hps_io_gpio_inst_GPI054 (hps_key),
118     .hps_0_hps_io_hps_io_gpio_inst_GPI061 (hps_gpio_GPI061),
119     .hps_0_hps_io_hps_io_gpio_inst_GPI062 (hps_gpio_GPI062),
120
121     // ---- Button PIO ----
122     .button_pio_export (KEY),
123
124     // ---- GHRD LED PIO (unused, top_module drives LEDR via led conduit) ----
125     .led_pio_export (led_pio_unused),
126
127     // ---- FPGA SPI/UART kept but unused ----
128     .spi_0_MISO (1'b0),
129     .spi_0_MOSI (),
130     .spi_0_SCLK (),
131     .spi_0_SS_n (),
132     .uart_0_rxd (1'b1),
133     .uart_0_txd (),
134     .uart_1_rxd (1'b1),
135     .uart_1_txd (),
136
137     // ---- Ultrasonic conduit (echo=GPIO_0[0], trig=GPIO_1[0]) ----
138     .ultra_echo_in (sensor_echo),
139     .ultra_trig_out (sensor_trig),
140
141     // ---- VGA conduit ----
142     .vga_vga_r (VGA_R),
143     .vga_vga_g (VGA_G),
144     .vga_vga_b (VGA_B),
145     .vga_vga_clk (VGA_CLK),
146     .vga_vga_hs (VGA_HS),
147     .vga_vga_vs (VGA_VS),
148     .vga_vga_blank_n (VGA_BLANK_N),
149     .vga_vga_sync_n (VGA_SYNC_N),
150
151     // ---- Game LED conduit (10-bit from top_module) ----
152     .led_led (led_from_game)
153 );

```

Listing 13: DE1\_SoC\_GHRD/de1\_soc\_top.v: custom conduit wiring for sensor, VGA, LEDs, and the generated soc\_system.

## B.2 Platform Designer Custom Component

```

1 # module top_module
2 #
3 set_module_property DESCRIPTION "Fruit Ninja game peripheral"
4 set_module_property NAME top_module
5 set_module_property VERSION 1.0
6 set_module_property INTERNAL false
7 set_module_property OPAQUE_ADDRESS_MAP true
8 set_module_property GROUP Team3
9 set_module_property AUTHOR ""
10 set_module_property DISPLAY_NAME "Fruit Ninja Top Module"
11 set_module_property INSTANTIATE_IN_SYSTEM_MODULE true
12 set_module_property EDITABLE true
13 set_module_property REPORT_TO_TALKBACK false
14 set_module_property ALLOW_GREYBOX_GENERATION false
15 set_module_property REPORT_HIERARCHY false
16
17
18 #
19 # file sets
20 #
21 add_fileset QUARTUS_SYNTH QUARTUS_SYNTH "" ""
22 set_fileset_property QUARTUS_SYNTH TOP_LEVEL top_module

```

```

23 set_fileset_property QUARTUS_SYNTH ENABLE_RELATIVE_INCLUDE_PATHS false
24 set_fileset_property QUARTUS_SYNTH ENABLE_FILE_OVERWRITE_MODE false
25 add_fileset_file top_module.sv SYSTEM_VERILOG PATH ../rtl/top_module.sv TOP_LEVEL_FILE
26 add_fileset_file sprite_rom.sv SYSTEM_VERILOG PATH ../rtl/sprite_rom.sv
27 add_fileset_file tile_rom_rgb888.sv SYSTEM_VERILOG PATH ../rtl/tile_rom_rgb888.sv
28 add_fileset_file rot_lut.sv SYSTEM_VERILOG PATH ../rtl/rot_lut.sv
29 add_fileset_file ultra_sensor_csr.v VERILOG PATH ../rtl/ultra_sensor_csr.v
30 add_fileset_file vga_counter.sv SYSTEM_VERILOG PATH ../rtl/vga_counter.sv
31 add_fileset_file apple.hex OTHER PATH ../pics/apple.hex
32 add_fileset_file apple_blow.hex OTHER PATH ../pics/apple_blow.hex
33 add_fileset_file banana.hex OTHER PATH ../pics/banana.hex
34 add_fileset_file banana_blow.hex OTHER PATH ../pics/banana_blow.hex
35 add_fileset_file watermelon.hex OTHER PATH ../pics/watermelon.hex
36 add_fileset_file watermelon_blow.hex OTHER PATH ../pics/watermelon_blow.hex
37 add_fileset_file bomb.hex OTHER PATH ../pics/bomb.hex
38 add_fileset_file boom_blow.hex OTHER PATH ../pics/boom_blow.hex
39 add_fileset_file tile_0000.hex OTHER PATH ../pics/tiles_32_rgb888_hex/0000.hex
40 add_fileset_file tile_0001.hex OTHER PATH ../pics/tiles_32_rgb888_hex/0001.hex
41 add_fileset_file tile_0002.hex OTHER PATH ../pics/tiles_32_rgb888_hex/0002.hex
42 add_fileset_file tile_0003.hex OTHER PATH ../pics/tiles_32_rgb888_hex/0003.hex
43 add_fileset_file tile_0004.hex OTHER PATH ../pics/tiles_32_rgb888_hex/0004.hex
44 add_fileset_file tile_0005.hex OTHER PATH ../pics/tiles_32_rgb888_hex/0005.hex
45 add_fileset_file tile_0006.hex OTHER PATH ../pics/tiles_32_rgb888_hex/0006.hex
46 add_fileset_file tile_0007.hex OTHER PATH ../pics/tiles_32_rgb888_hex/0007.hex
47 add_fileset_file tile_0008.hex OTHER PATH ../pics/tiles_32_rgb888_hex/0008.hex
48 add_fileset_file tile_0009.hex OTHER PATH ../pics/tiles_32_rgb888_hex/0009.hex
49 add_fileset_file tile_0010.hex OTHER PATH ../pics/tiles_32_rgb888_hex/0010.hex
50 add_fileset_file tile_0011.hex OTHER PATH ../pics/tiles_32_rgb888_hex/0011.hex

```

Listing 14: DE1\_SoC\_GHRD/top\_module\_hw.tcl: custom component metadata and source/asset file set.

```

1 set_interface_property reset PORT_NAME_MAP ""
2 set_interface_property reset CMSIS_SVD_VARIABLES ""
3 set_interface_property reset SVD_ADDRESS_GROUP ""
4
5 add_interface_port reset reset reset Input 1
6
7
8 #
9 # connection point avalon_slave
10 #
11 add_interface avalon_slave avalon end
12 set_interface_property avalon_slave addressUnits WORDS
13 set_interface_property avalon_slave associatedClock clock
14 set_interface_property avalon_slave associatedReset reset
15 set_interface_property avalon_slave bitsPerSymbol 8
16 set_interface_property avalon_slave burstOnBurstBoundariesOnly false
17 set_interface_property avalon_slave burstcountUnits WORDS
18 set_interface_property avalon_slave explicitAddressSpan 0
19 set_interface_property avalon_slave holdTime 0
20 set_interface_property avalon_slave linewrapBursts false
21 set_interface_property avalon_slave maximumPendingReadTransactions 0
22 set_interface_property avalon_slave maximumPendingWriteTransactions 0
23 set_interface_property avalon_slave readLatency 0
24 set_interface_property avalon_slave readWaitTime 1
25 set_interface_property avalon_slave setupTime 0
26 set_interface_property avalon_slave timingUnits Cycles
27 set_interface_property avalon_slave writeWaitTime 0
28 set_interface_property avalon_slave ENABLED true
29 set_interface_property avalon_slave EXPORT_OF ""
30 set_interface_property avalon_slave PORT_NAME_MAP ""
31 set_interface_property avalon_slave CMSIS_SVD_VARIABLES ""
32 set_interface_property avalon_slave SVD_ADDRESS_GROUP ""
33
34 add_interface_port avalon_slave chipselect chipselect Input 1
35 add_interface_port avalon_slave address address Input 4

```

```

36 add_interface_port avalon_slave read read Input 1
37 add_interface_port avalon_slave readdata readdata Output 32
38 add_interface_port avalon_slave write write Input 1
39 add_interface_port avalon_slave writedata writedata Input 32
40 set_interface_assignment avalon_slave embeddedsw.configuration.isFlash 0
41 set_interface_assignment avalon_slave embeddedsw.configuration.isMemoryDevice 0
42 set_interface_assignment avalon_slave embeddedsw.configuration.isNonVolatileStorage 0
43 set_interface_assignment avalon_slave embeddedsw.configuration.isPrintableDevice 0
44
45
46 #
47 # connection point vga
48 #
49 add_interface vga conduit end
50 set_interface_property vga associatedClock clock
51 set_interface_property vga associatedReset ""
52 set_interface_property vga ENABLED true
53 set_interface_property vga EXPORT_OF ""
54 set_interface_property vga PORT_NAME_MAP ""
55 set_interface_property vga CMSIS_SVD_VARIABLES ""
56 set_interface_property vga SVD_ADDRESS_GROUP ""
57
58 add_interface_port vga VGA_R vga_r Output 8
59 add_interface_port vga VGA_G vga_g Output 8
60 add_interface_port vga VGA_B vga_b Output 8
61 add_interface_port vga VGA_CLK vga_clk Output 1
62 add_interface_port vga VGA_HS vga_hs Output 1
63 add_interface_port vga VGA_VS vga_vs Output 1
64 add_interface_port vga VGA_BLANK_N vga_blank_n Output 1
65 add_interface_port vga VGA_SYNC_N vga_sync_n Output 1
66
67
68 #
69 # connection point ultra
70 #
71 add_interface ultra conduit end
72 set_interface_property ultra associatedClock clock
73 set_interface_property ultra associatedReset ""
74 set_interface_property ultra ENABLED true
75 set_interface_property ultra EXPORT_OF ""
76 set_interface_property ultra PORT_NAME_MAP ""
77 set_interface_property ultra CMSIS_SVD_VARIABLES ""
78 set_interface_property ultra SVD_ADDRESS_GROUP ""
79
80 add_interface_port ultra echo_in echo_in Input 1
81 add_interface_port ultra trig_out trig_out Output 1
82
83
84 #
85 # connection point LED
86 #
87 add_interface LED conduit end
88 set_interface_property LED associatedClock clock
89 set_interface_property LED associatedReset ""
90 set_interface_property LED ENABLED true
91 set_interface_property LED EXPORT_OF ""
92 set_interface_property LED PORT_NAME_MAP ""
93 set_interface_property LED CMSIS_SVD_VARIABLES ""
94 set_interface_property LED SVD_ADDRESS_GROUP ""
95
96 add_interface_port LED LED led Output 10

```

Listing 15: DE1\_SoC\_GHRD/top\_module\_hw.tcl: Avalon, VGA, ultrasonic, and LED interface declarations.

## B.3 Device Tree and Qsys Address Connection

```
1 #size-cells = <1>;
2 compatible = "ALTR,avalon", "simple-bus";
3 bus-frequency = <0>;
4
5 hps_0_bridges: bridge@0xc0000000 {
6     compatible = "altr,bridge-21.1", "simple-bus";
7     reg = <0xc0000000 0x20000000>,
8         <0xff200000 0x00200000>;
9     reg-names = "axi_h2f", "axi_h2f_lw";
10    clocks = <&clk_0 &clk_0>;
11    clock-names = "h2f_axi_clock", "h2f_lw_axi_clock";
12    #address-cells = <2>;
13    #size-cells = <1>;
14    ranges = <0x00000001 0x00000000 0xff200000 0x00000040>,
15            <0x00000001 0x000000e0 0xff2000e0 0x00000008>,
16            <0x00000001 0x000000d0 0xff2000d0 0x00000010>,
17            <0x00000001 0x000000c0 0xff2000c0 0x00000010>,
18            <0x00000001 0x000000a0 0xff2000a0 0x00000020>,
19            <0x00000001 0x00000040 0xff200040 0x00000020>,
20            <0x00000001 0x00000080 0xff200080 0x00000020>;
21
22    top_module_0: unknown@0x100000000 {
23        compatible = "csee4840,top_module-1.0";
24        reg = <0x00000001 0x00000000 0x00000040>;
25        clocks = <&clk_0>;
26    }; //end unknown@0x100000000 (top_module_0)
```

Listing 16: DE1\_SoC\_GHRD/soc\_system.dts: bridge range and top\_module device-tree node used by the Linux driver.

```
1 <module name="top_module_0" kind="top_module" version="1.0" enabled="1" />
2 <module name="uart_0" kind="altera_avalon_uart" version="21.1" enabled="1">
3     <parameter name="baud" value="115200" />
4     <parameter name="clockRate" value="50000000" />
5     <parameter name="dataBits" value="8" />
6     <parameter name="fixedBaud" value="false" />
7     <parameter name="parity" value="NONE" />
8     <parameter name="simCharStream" value="" />
9     <parameter name="simInteractiveInputEnable" value="false" />
10    <parameter name="simInteractiveOutputEnable" value="false" />
11    <parameter name="simTrueBaud" value="false" />
12    <parameter name="stopBits" value="1" />
13    <parameter name="syncRegDepth" value="2" />
14    <parameter name="useCtsRts" value="false" />
15    <parameter name="useEopRegister" value="false" />
16    <parameter name="useRelativePathForSimFile" value="false" />
17 </module>
18 <module name="uart_1" kind="altera_avalon_uart" version="21.1" enabled="1">
19     <parameter name="baud" value="115200" />
20     <parameter name="clockRate" value="50000000" />
21     <parameter name="dataBits" value="8" />
22     <parameter name="fixedBaud" value="true" />
23     <parameter name="parity" value="NONE" />
24     <parameter name="simCharStream" value="" />
25     <parameter name="simInteractiveInputEnable" value="false" />
26     <parameter name="simInteractiveOutputEnable" value="false" />
27     <parameter name="simTrueBaud" value="false" />
28     <parameter name="stopBits" value="1" />
29     <parameter name="syncRegDepth" value="2" />
30     <parameter name="useCtsRts" value="false" />
31     <parameter name="useEopRegister" value="false" />
32     <parameter name="useRelativePathForSimFile" value="false" />
33 </module>
34 <connection
35     kind="avalon"
```

```

36     version="21.1"
37     start="hps_0.h2f_lw_axi_master"
38     end="top_module_0.avalon_slave">
39     <parameter name="arbitrationPriority" value="1" />
40     <parameter name="baseAddress" value="0x0000" />
41     <parameter name="defaultConnection" value="false" />
42 </connection>
43 <connection

```

Listing 17: DE1\_SoC\_GHRD/soc\_system.qsys: top\_module\_0 component and lightweight HPS-to-FPGA bridge connection.

## B.4 Relevant Pin Assignment Excerpts

```

1 set_location_assignment PIN_AF18 -to GPIO_0[32]
2 set_location_assignment PIN_AG20 -to GPIO_0[33]
3 set_location_assignment PIN_AG18 -to GPIO_0[34]
4 set_location_assignment PIN_AJ21 -to GPIO_0[35]
5 set_location_assignment PIN_Y18 -to GPIO_0[3]
6 set_location_assignment PIN_AK16 -to GPIO_0[4]
7 set_location_assignment PIN_AK18 -to GPIO_0[5]
8 set_location_assignment PIN_AK19 -to GPIO_0[6]
9 set_location_assignment PIN_AJ19 -to GPIO_0[7]
10 set_location_assignment PIN_AJ17 -to GPIO_0[8]
11 set_location_assignment PIN_AJ16 -to GPIO_0[9]
12 set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[0]

```

Listing 18: DE1\_SoC\_GHRD/DE1\_SoC\_pin\_assignments.qsf: GPIO\_0 assignments including sensor echo input.

```

1 set_location_assignment PIN_AB17 -to GPIO_1[0]
2 set_location_assignment PIN_AG26 -to GPIO_1[10]
3 set_location_assignment PIN_AH24 -to GPIO_1[11]
4 set_location_assignment PIN_AH27 -to GPIO_1[12]
5 set_location_assignment PIN_AJ27 -to GPIO_1[13]
6 set_location_assignment PIN_AK29 -to GPIO_1[14]
7 set_location_assignment PIN_AK28 -to GPIO_1[15]
8 set_location_assignment PIN_AK27 -to GPIO_1[16]
9 set_location_assignment PIN_AJ26 -to GPIO_1[17]
10 set_location_assignment PIN_AK26 -to GPIO_1[18]
11 set_location_assignment PIN_AH25 -to GPIO_1[19]
12 set_location_assignment PIN_AA21 -to GPIO_1[1]
13 set_location_assignment PIN_AJ25 -to GPIO_1[20]
14 set_location_assignment PIN_AJ24 -to GPIO_1[21]
15 set_location_assignment PIN_AK24 -to GPIO_1[22]
16 set_location_assignment PIN_AG23 -to GPIO_1[23]
17 set_location_assignment PIN_AK23 -to GPIO_1[24]
18 set_location_assignment PIN_AH23 -to GPIO_1[25]
19 set_location_assignment PIN_AK22 -to GPIO_1[26]
20 set_location_assignment PIN_AJ22 -to GPIO_1[27]
21 set_location_assignment PIN_AH22 -to GPIO_1[28]
22 set_location_assignment PIN_AG22 -to GPIO_1[29]
23 set_location_assignment PIN_AB21 -to GPIO_1[2]
24 set_location_assignment PIN_AF24 -to GPIO_1[30]
25 set_location_assignment PIN_AF23 -to GPIO_1[31]
26 set_location_assignment PIN_AE22 -to GPIO_1[32]
27 set_location_assignment PIN_AD21 -to GPIO_1[33]
28 set_location_assignment PIN_AA20 -to GPIO_1[34]
29 set_location_assignment PIN_AC22 -to GPIO_1[35]
30 set_location_assignment PIN_AC23 -to GPIO_1[3]
31 set_location_assignment PIN_AD24 -to GPIO_1[4]
32 set_location_assignment PIN_AE23 -to GPIO_1[5]
33 set_location_assignment PIN_AE24 -to GPIO_1[6]
34 set_location_assignment PIN_AF25 -to GPIO_1[7]

```

```

35 set_location_assignment PIN_AF26 -to GPIO_1[8]
36 set_location_assignment PIN_AG25 -to GPIO_1[9]
37 set_instance_assignment -name IO_STANDARD "3.3-V LVTTTL" -to GPIO_1[0]

```

Listing 19: DE1\_SoC\_GHRD/DE1\_SoC\_pin\_assignments.qsf: GPIO\_1 assignments including sensor trigger output.

```

1 # LEDR
2 #=====
3 set_location_assignment PIN_V16 -to LEDR[0]
4 set_location_assignment PIN_W16 -to LEDR[1]
5 set_location_assignment PIN_V17 -to LEDR[2]
6 set_location_assignment PIN_V18 -to LEDR[3]
7 set_location_assignment PIN_W17 -to LEDR[4]
8 set_location_assignment PIN_W19 -to LEDR[5]
9 set_location_assignment PIN_Y19 -to LEDR[6]
10 set_location_assignment PIN_W20 -to LEDR[7]
11 set_location_assignment PIN_W21 -to LEDR[8]
12 set_location_assignment PIN_Y21 -to LEDR[9]
13 set_instance_assignment -name IO_STANDARD "3.3-V LVTTTL" -to LEDR[0]
14 set_instance_assignment -name IO_STANDARD "3.3-V LVTTTL" -to LEDR[1]
15 set_instance_assignment -name IO_STANDARD "3.3-V LVTTTL" -to LEDR[2]
16 set_instance_assignment -name IO_STANDARD "3.3-V LVTTTL" -to LEDR[3]
17 set_instance_assignment -name IO_STANDARD "3.3-V LVTTTL" -to LEDR[4]
18 set_instance_assignment -name IO_STANDARD "3.3-V LVTTTL" -to LEDR[5]
19 set_instance_assignment -name IO_STANDARD "3.3-V LVTTTL" -to LEDR[6]
20 set_instance_assignment -name IO_STANDARD "3.3-V LVTTTL" -to LEDR[7]
21 set_instance_assignment -name IO_STANDARD "3.3-V LVTTTL" -to LEDR[8]
22 set_instance_assignment -name IO_STANDARD "3.3-V LVTTTL" -to LEDR[9]

```

Listing 20: DE1\_SoC\_GHRD/DE1\_SoC\_pin\_assignments.qsf: LEDR pin assignments used for debug output.

```

1 set_location_assignment PIN_B13 -to VGA_B[0]
2 set_location_assignment PIN_G13 -to VGA_B[1]
3 set_location_assignment PIN_H13 -to VGA_B[2]
4 set_location_assignment PIN_F14 -to VGA_B[3]
5 set_location_assignment PIN_H14 -to VGA_B[4]
6 set_location_assignment PIN_F15 -to VGA_B[5]
7 set_location_assignment PIN_G15 -to VGA_B[6]
8 set_location_assignment PIN_J14 -to VGA_B[7]
9 set_location_assignment PIN_F10 -to VGA_BLANK_N
10 set_location_assignment PIN_A11 -to VGA_CLK
11 set_location_assignment PIN_J9 -to VGA_G[0]
12 set_location_assignment PIN_J10 -to VGA_G[1]
13 set_location_assignment PIN_H12 -to VGA_G[2]
14 set_location_assignment PIN_G10 -to VGA_G[3]
15 set_location_assignment PIN_G11 -to VGA_G[4]
16 set_location_assignment PIN_G12 -to VGA_G[5]
17 set_location_assignment PIN_F11 -to VGA_G[6]
18 set_location_assignment PIN_E11 -to VGA_G[7]
19 set_location_assignment PIN_B11 -to VGA_HS
20 set_location_assignment PIN_A13 -to VGA_R[0]
21 set_location_assignment PIN_C13 -to VGA_R[1]
22 set_location_assignment PIN_E13 -to VGA_R[2]
23 set_location_assignment PIN_B12 -to VGA_R[3]
24 set_location_assignment PIN_C12 -to VGA_R[4]
25 set_location_assignment PIN_D12 -to VGA_R[5]
26 set_location_assignment PIN_E12 -to VGA_R[6]
27 set_location_assignment PIN_F13 -to VGA_R[7]
28 set_location_assignment PIN_C10 -to VGA_SYNC_N
29 set_location_assignment PIN_D11 -to VGA_VS
30 set_instance_assignment -name IO_STANDARD "3.3-V LVTTTL" -to VGA_B[0]
31 set_instance_assignment -name IO_STANDARD "3.3-V LVTTTL" -to VGA_B[1]
32 set_instance_assignment -name IO_STANDARD "3.3-V LVTTTL" -to VGA_B[2]
33 set_instance_assignment -name IO_STANDARD "3.3-V LVTTTL" -to VGA_B[3]

```

```

34 set_instance_assignment -name IO_STANDARD "3.3-V LVTTTL" -to VGA_B[4]
35 set_instance_assignment -name IO_STANDARD "3.3-V LVTTTL" -to VGA_B[5]
36 set_instance_assignment -name IO_STANDARD "3.3-V LVTTTL" -to VGA_B[6]
37 set_instance_assignment -name IO_STANDARD "3.3-V LVTTTL" -to VGA_B[7]
38 set_instance_assignment -name IO_STANDARD "3.3-V LVTTTL" -to VGA_BLANK_N
39 set_instance_assignment -name IO_STANDARD "3.3-V LVTTTL" -to VGA_CLK
40 set_instance_assignment -name IO_STANDARD "3.3-V LVTTTL" -to VGA_G[0]
41 set_instance_assignment -name IO_STANDARD "3.3-V LVTTTL" -to VGA_G[1]
42 set_instance_assignment -name IO_STANDARD "3.3-V LVTTTL" -to VGA_G[2]
43 set_instance_assignment -name IO_STANDARD "3.3-V LVTTTL" -to VGA_G[3]
44 set_instance_assignment -name IO_STANDARD "3.3-V LVTTTL" -to VGA_G[4]
45 set_instance_assignment -name IO_STANDARD "3.3-V LVTTTL" -to VGA_G[5]
46 set_instance_assignment -name IO_STANDARD "3.3-V LVTTTL" -to VGA_G[6]
47 set_instance_assignment -name IO_STANDARD "3.3-V LVTTTL" -to VGA_G[7]
48 set_instance_assignment -name IO_STANDARD "3.3-V LVTTTL" -to VGA_HS
49 set_instance_assignment -name IO_STANDARD "3.3-V LVTTTL" -to VGA_R[0]
50 set_instance_assignment -name IO_STANDARD "3.3-V LVTTTL" -to VGA_R[1]
51 set_instance_assignment -name IO_STANDARD "3.3-V LVTTTL" -to VGA_R[2]
52 set_instance_assignment -name IO_STANDARD "3.3-V LVTTTL" -to VGA_R[3]
53 set_instance_assignment -name IO_STANDARD "3.3-V LVTTTL" -to VGA_R[4]
54 set_instance_assignment -name IO_STANDARD "3.3-V LVTTTL" -to VGA_R[5]
55 set_instance_assignment -name IO_STANDARD "3.3-V LVTTTL" -to VGA_R[6]
56 set_instance_assignment -name IO_STANDARD "3.3-V LVTTTL" -to VGA_R[7]
57 set_instance_assignment -name IO_STANDARD "3.3-V LVTTTL" -to VGA_SYNC_N
58 set_instance_assignment -name IO_STANDARD "3.3-V LVTTTL" -to VGA_VS

```

Listing 21: DE1\_SoC\_GHRD/DE1\_SoC\_pin\_assignments.qsf: VGA DAC pin assignments.