

# Maze Chase Game

A maze-pursuit game on the DE1-SoC

CSEE 4840 – Embedded System Design – Spring 2026  
Final Project Report

**Ryan Lo** yl5972 – VGA pipeline, compositor, register file  
**Junhao Qu** jq2434 – Maze ROM, tile timers, gen\_mif  
**Boxiong Li** bl3155 – Qsys integration, build flow, demo  
**Kevin Liu** kl3755 – Kernel driver, BFS AI, USB keyboard

Columbia University  
Prof. Stephen A. Edwards

May 13, 2026

*Project source code is included in Appendix A.*

## Contents

<b>1</b>	<b>Project Overview</b>	<b>3</b>
1.1	What we built . . . . .	3
1.2	Why this is the right shape for the class . . . . .	3
1.3	What changed from the proposal . . . . .	3
1.4	Demo footprint . . . . .	4
<b>2</b>	<b>System Architecture</b>	<b>5</b>
2.1	Top-level block diagram . . . . .	5
2.2	Inside the game peripheral . . . . .	5
2.3	The two domains' contract . . . . .	6
<b>3</b>	<b>Hardware Design (FPGA)</b>	<b>7</b>
3.1	Screen layout . . . . .	7
3.2	Fixed-tile positions . . . . .	7
3.3	Tile activation . . . . .	7
3.4	Compositor priority . . . . .	8
3.5	Memory layout . . . . .	8
<b>4</b>	<b>Software Design (HPS)</b>	<b>9</b>
4.1	Kernel module . . . . .	9
4.2	Main game loop . . . . .	9
4.3	Ghost AI . . . . .	10
4.4	USB keyboard reader . . . . .	10
<b>5</b>	<b>Hardware/Software Interface</b>	<b>11</b>
5.1	Register map . . . . .	11
5.2	Position register bit layout . . . . .	11
5.3	TILE_STATUS bit layout . . . . .	11
5.4	GAME_STATUS bit layout . . . . .	12
5.5	FRAME_SYNC bit layout . . . . .	12
5.6	Avalon-MM protocol . . . . .	12
<b>6</b>	<b>Build and Boot Flow</b>	<b>13</b>
6.1	Hardware build (on the workstation, with Quartus on PATH) . . . . .	13

6.2	Software build (on the DE1-SoC, after booting from that SD card) . . . . .	13
6.3	Makefile changes vs. lab3-hw . . . . .	13
<b>7</b>	<b>Lessons Learned and Things That Surprised Us</b>	<b>14</b>
7.1	The proposal was bigger than the project we should have proposed . . . . .	14
7.2	Lab3 is the reference design . . . . .	14
7.3	The HID composite-device trap . . . . .	14
7.4	CDC is cheap insurance . . . . .	14
7.5	Tile counters belong on the FPGA . . . . .	15
7.6	What we wish we had known earlier . . . . .	15
<b>8</b>	<b>Division of Work</b>	<b>16</b>
<b>9</b>	<b>Advice for Future Projects</b>	<b>16</b>
<b>A</b>	<b>Source Code Listings</b>	<b>18</b>
A.1	Project README (README.md) . . . . .	18
A.2	Hardware: game_peripheral.sv . . . . .	21
A.3	Hardware: soc_system_top.sv . . . . .	31
A.4	Hardware: game_peripheral_hw.tcl . . . . .	36
A.5	Hardware: gen_mif.py . . . . .	38
A.6	Hardware: Makefile . . . . .	44
A.7	Hardware: soc_system.tcl (Quartus project bring-up) . . . . .	47
A.8	Software: game.h . . . . .	54
A.9	Software: game.c (kernel module) . . . . .	56
A.10	Software: game_app.c (user-space game loop) . . . . .	61
A.11	Software: usbkeyboard.h . . . . .	69
A.12	Software: usbkeyboard.c . . . . .	70
A.13	Software: Makefile . . . . .	72
A.14	Software: README . . . . .	73

# 1 Project Overview

## 1.1 What we built

Maze Chase is a real-time maze pursuit game running on the Terasic DE1-SoC. A custom Avalon-MM peripheral on the Cyclone V FPGA draws a  $30 \times 20$  tile maze at  $640 \times 480 / 60$  Hz over VGA, and a small Linux application on the HPS supplies all the game logic.

You play the Evader, a single token in the middle of the maze. Two ghosts spawn in the upper corners and chase you using breadth-first-search pathfinding. Six *Special Tiles* are scattered around the maze; standing on one for  $\approx 3$  seconds activates it, and activating any three of the six unlocks the Gate Tile at the top of the maze. Reach the gate to win. Get caught by a ghost to lose.

## 1.2 Why this is the right shape for the class

The course rubric pushes for a balanced hardware–software split with at least one non-trivial custom peripheral. Maze Chase fits that shape naturally:

- The **hardware** job (drawing a 60 Hz VGA frame, sampling the player position at exactly the right pixel cycles, counting frames-on-tile without scheduling jitter) is the kind of work an FPGA is uniquely good at.
- The **software** job (BFS pathfinding, USB input, win/loss state, restart) is naturally a procedural job that the Cortex-A9 + Linux combination handles in microseconds with code we can read at a glance.

The Avalon-MM register file is the contract between them. Twelve 32-bit registers (in a 16-word address space) carry every piece of state the two sides share: positions, status bits, per-tile frame counts, and the frame counter the HPS uses to pace its loop.

## 1.3 What changed from the proposal

Three changes are worth flagging up front because they shape the rest of the report:

1. **No separate pixel-clock PLL.** The original proposal called for a 25.175 MHz pixel clock from a dedicated PLL. The lab3 vga\_counters reference shows you can clock the whole pipeline at 50 MHz and use hcount[0] as the 25 MHz strobe to the DAC. We adopted the same idea, which removed an entire clock domain and a CDC boundary.
2. **Active-high synchronous reset, 4-bit Avalon address.** The proposal had `reset_n` and a 6-bit word address. Both changed during Qsys bring-up: the lab3 starter and our Qsys reset network were friendlier with active-high reset, and we settled on twelve registers (so a 4-bit address bus covering 16 words is enough). The implementation is consistent throughout.
3. **libusb, not /dev/input/eventX.** The proposal sketched a `usbhid + evdev` path. The Logitech keyboard we ended up with is a composite HID device whose arrow keys appear on the Boot subdevice but whose Linux input-layer mapping was inconsistent across reboots. We switched to a tiny `libusb HID-Boot` reader (lifted from lab2) running on a dedicated pthread, which works without surprises.

## 1.4 Demo footprint

After full Quartus compile (Fitter, Spring 2026 build of Quartus Prime Lite 20.1):

<b>Resource</b>	<b>Used / Available</b>
ALMs	397 / 32,070 (1.2%)
M10K blocks	2 / 397 (0.5%)
Total block memory	~ 4.1 kbit
DSP blocks	0 / 87
PLLs	0 / 6
Worst-case Fmax (50 MHz net)	141.62 MHz (1100 mV / 85 °C corner)

Comfortably small. Timing meets with a 92 MHz margin against the 50 MHz requirement.

## 2 System Architecture

### 2.1 Top-level block diagram




Figure 1: Top-level system block diagram. The HPS (left, inside the Cyclone V SoC) runs Linux 4.19; `game_app` drives the loop, `/dev/game` is the kernel driver, and `usbkeyboard` consumes the 8-byte HID Boot reports coming off the on-board USB controller. The FPGA side (right) holds the custom `game_peripheral` with its register file, ROMs, six tile timers, and the VGA counters + compositor that drive the off-board VGA display. The Avalon bus at `0xFF20_0000` is the only path between the two sides.

### 2.2 Inside the game peripheral

Everything inside `game_peripheral.sv` lives in one file, mirroring the `lab3 vga_ball.sv` pattern. Six modules cooperate:

Sub-module	Role
<code>vga_counters</code>	$640 \times 480 / 60$ Hz <code>hcount/vcount</code> ; drives <code>VGA_HS/VS/BLANK/SYNC</code> ; emits a 1-cycle <code>vsync_pulse</code> at frame start.
<code>vsync_cdc</code>	2-FF synchroniser + rising-edge detect that brings <code>vsync_pulse</code> into the clk domain as <code>vsync_tick</code> .
<code>tile_timer</code> ( $\times 6$ )	14-bit saturating counter for each Special Tile; counts <code>vsync_ticks</code> while the Evader is on that tile and asserts <code>activated</code> once the count reaches 180.
<code>maze_rom</code>	600-word $\times$ 3-bit ROM (M10K) holding the cell type for every <code>(col,row)</code> .
<code>sprite_rom</code> ( $\times 3$ )	256-word $\times$ 3-bit ROM, one per entity, addressed by <code>(py_in_tile, px_in_tile)</code> .
<code>compositor</code>	Combinational mux: per pixel, picks the final 24-bit RGB from the sprite layer, the tile layer, the gate/activation state, or the win/loss overlay.

### **2.3 The two domains' contract**

The HPS owns: where the Evader and ghosts are, when the gate is open, and the win/loss bits.  
The FPGA owns: which pixel is being drawn right now, which Special Tile (if any) currently has the Evader standing on it, and the rolling 16-bit frame counter that paces the HPS. The register file is the only conduit and is described in detail in Section 5.

### 3 Hardware Design (FPGA)

#### 3.1 Screen layout

The VGA frame is  $640 \times 480$ . The maze is 30 tiles wide  $\times$  20 tiles tall at  $16 \times 16$  pixels each, occupying  $480 \times 320$  pixels and centered inside the frame with 80-pixel black borders.

`vga_counters` uses an 11-bit `hcount` whose top 10 bits give the pixel column (so `hcount[10:1]` is the 0–639 pixel index and `hcount[0]` is the 25 MHz `VGA_CLK` strobe).

```

1 logic [9:0] pixel_col = hcount[10:1];           // 0..639
2 logic [9:0] pixel_row = vcount;               // 0..479
3
4 logic in_maze = (pixel_col >= 80) && (pixel_col < 560)
5               && (pixel_row >= 80) && (pixel_row < 400);
6
7 logic [9:0] maze_x = pixel_col - 80;         // 0..479
8 logic [9:0] maze_y = pixel_row - 80;        // 0..319
9
10 assign tile_col   = maze_x[8:4];            // maze_x / 16
11 assign tile_row   = maze_y[8:4];
12 assign px_in_tile = maze_x[3:0];           // maze_x % 16
13 assign py_in_tile = maze_y[3:0];
14
15 assign maze_addr  = tile_row * 30 + tile_col; // row-major index
16 assign sprite_addr = {py_in_tile, px_in_tile};

```

#### 3.2 Fixed-tile positions

Tile	Col	Row	Screen X	Screen Y
Special Tile 0	3	2	128	112
Special Tile 1	26	2	496	112
Special Tile 2	3	10	128	240
Special Tile 3	26	10	496	240
Special Tile 4	14	17	304	352
Special Tile 5	17	17	352	352
Gate Tile	15	1	320	96

#### 3.3 Tile activation

Each Special Tile has its own `tile_timer` parameterised by `TILE_COL` and `TILE_ROW`. On every `vsync.tick`, the timer checks whether the Evader’s register position matches its hard-coded tile, and if so, increments a 14-bit counter. Once the count reaches **180** ( $\approx 3$  s at 60 Hz) the `activated` output goes high and stays high until the next reset.

The threshold was originally 600 frames (10 s) in the proposal. We dropped it to 180 during integration because the demo felt sluggish; three seconds per tile is enough that the player has to commit, but quick enough that an entire play session is over within a minute or two.

### 3.4 Composer priority

The composer is purely combinational from the registered ROM outputs down to the 24-bit RGB output, with the following priority:

1. If `!VGA_BLANK_n` the output is black (the DAC requires this during blanking).
2. If `evader_win` or `ghost_win` is set, the entire screen is painted green or red respectively. The win/loss bits are written by the HPS into `GAME_STATUS` and persist until `GAME_RESET`.
3. If `!in_maze` the pixel is part of the outer border and renders black.
4. Sprite layer: if the current tile contains an entity and that entity's sprite pixel is non-zero (non-transparent), the corresponding palette colour is used. Priority within a tile is Evader  $i$  Ghost 0  $j$  Ghost 1.
5. Otherwise the pixel is part of the maze tile layer: `maze_cell` drives the tile colour, modulated by `tile_activated[]` (green when active, dim yellow when inactive) and `gate_open` (green if open, grey if locked).

### 3.5 Memory layout

Memory	Contents	Size	M10K blocks
Maze ROM	600 cells $\times$ 3 bits	1,800 bits	1
Sprite (Evader)	16 $\times$ 16 $\times$ 3 b	768 bits	1
Sprite (Ghost 0)	16 $\times$ 16 $\times$ 3 b	768 bits	1
Sprite (Ghost 1)	16 $\times$ 16 $\times$ 3 b	768 bits	1
Total (upper bound)		4,104 bits	4
After Quartus sharing			<b>2</b>

The Quartus Fitter report shows that the four ROMs end up packed into just 2 M10K blocks total. We did not have to ask for this explicitly; it is the natural result of how Quartus consolidates small ROMs whose ports don't conflict.

## 4 Software Design (HPS)

The HPS side is split between a small Linux kernel module (`game.ko`) and a user-space game application (`game_app`).

### 4.1 Kernel module

`game.c` is a platform driver. It registers a misc device at `/dev/game`, locates the peripheral through the device tree (compatible string `"csee4840,game_peripheral-1.0"`, generated by `sopc2dts` into the `.dts/.dtb`), maps the 64-byte BAR with `of_iomap`, and routes four `ioctl`s to `iowrite32/ioread32` calls.

<code>ioctl</code>	Behaviour
<code>GAME_WRITE_STATE</code>	Pushes new Evader / Ghost positions to the FPGA. Optionally also writes <code>GAME_STATUS</code> (the per-call <code>write_status</code> flag controls this).
<code>GAME_READ_STATE</code>	Returns <code>TILE_STATUS</code> , all six <code>TILE*_TIME</code> counters, <code>GAME_STATUS</code> , and the frame counter in a single struct.
<code>GAME_RESET_GAME</code>	Writes <code>GAME_RESET</code> into <code>GAME_STATUS</code> , pulsing the self-clearing reset bit.
<code>GAME_WAIT_VSYNC</code>	Busy-polls <code>FRAME_SYNC</code> inside the driver until <code>FRAME_COUNT</code> advances. Returns the new value. <code>cond_resched()</code> every $\sim 4$ K spins keeps the kernel preempt-friendly.

We chose the kernel-driver + `ioctl` path over `mmap /dev/mem` because (a) the lab3 reference does it that way, so we knew the boilerplate worked, and (b) `GAME_WAIT_VSYNC` is a clean place to hide the busy-poll: user code calls one `ioctl` and blocks; it doesn't have to know how the hardware signals frame transitions.

### 4.2 Main game loop

The loop in `game_app.c` runs at 60 Hz, paced by `GAME_WAIT_VSYNC`. Entity movement happens at 5 Hz (every 12 frames); ghost AI runs on every second movement tick, so ghosts are exactly half the Evader's speed.

```

1 int move_tick = 0, ghost_tick = 0;
2 while (!peek_esc()) {
3     wait_vsync();                /* blocks ~16.7 ms */
4     poll_input();                /* sample the kbd thread's state */
5
6     if (g_game_over) {
7         if (consume_enter()) reset_game_hw();
8         continue;
9     }
10
11     game_read_t st; read_state(&st); /* tile_status, etc. */
12     check_gate_unlock(st.tile_status); /* opens gate at popcount>=3 */
13
14     if (++move_tick >= FRAMES_PER_TICK) { /* every 12 frames = 5 Hz */

```

```

15     move_tick = 0;
16     move_evader();
17     if (++ghost_tick >= GHOST_TICKS_PER_MOVE) {
18         ghost_tick = 0;
19         move_ghosts();           /* BFS for both ghosts */
20     }
21     send_state(0, 0);          /* push positions only */
22     check_win_loss();
23 }
24 }

```

### 4.3 Ghost AI

Each ghost runs an independent BFS over the 600-cell grid on every movement tick. The workspace is in `.bss`, so no heap allocation happens at runtime:

```

1 #define BFS_N (GAME_MAZE_ROWS * GAME_MAZE_COLS) /* = 600 */
2 static uint8_t bfs_visited[BFS_N];
3 static int16_t bfs_parent [BFS_N];
4 static uint16_t bfs_queue [BFS_N];

```

BFS guarantees the shortest path in  $O(N) = O(600)$  operations. After it reaches the Evader’s cell, we walk the `parent[]` array backwards until we find the immediate neighbour of the ghost’s current cell, and that neighbour is the next move. Profiling a release build on the A9 showed each BFS call completing in roughly 4–10  $\mu$ s, so two calls per ghost tick at 5 Hz is well under 1/1000 of CPU.

One subtle point: ghosts are not allowed to walk through the gate cell even when the gate is open. `maze_passable_ghost()` returns 0 for both walls and the gate, so the ghost BFS treats the gate as a wall. Otherwise the ghosts would happily run through the gate as a shortcut and the player could never use it as a winning destination.

### 4.4 USB keyboard reader

`usbkeyboard.c` walks the libusb device list looking for the first interface whose class is HID (0x03) and whose protocol byte is Boot Keyboard (0x01). When it finds one, it detaches the kernel driver if needed, claims the interface, and returns the device handle plus the IN endpoint address.

`game_app.c` spawns one pthread that loops on `libusb_interrupt_transfer` with a 200 ms timeout, reading the standard 8-byte HID Boot keyboard report. Inside the loop:

- Each report contains up to six simultaneously held keycodes (HID Usage Page 0x07).
- We scan for the four arrow IDs (0x4F-0x52) and write the first match into `g_held_dir` under a mutex.
- ENTER (0x28) and ESC (0x29) are edge-triggered: the flag goes high only when the key transitions from not-pressed to pressed in two consecutive reports.

Why this and not `/dev/input/eventX`? On the lab kernel, `usbhid` matches the keyboard’s Boot interface for arrows but its Consumer interface for media keys, and the input-layer device numbering wasn’t deterministic across reboots. Pulling the HID Boot report directly with libusb sidestepped all of that.

## 5 Hardware/Software Interface

Base physical address: 0xFF20\_0000 (Lightweight HPS-to-FPGA bridge). The peripheral exposes 16 word-addressable 32-bit registers, of which 12 are actually used. `avalon_slave_0.address` is 4 bits wide with `addressUnits = WORDS`.

### 5.1 Register map

Offset	Word	Name	Acc.	Written by	Description
0x00	0	EVADER_POS	R/W	HPS	Evader tile position
0x04	1	GHOST0_POS	R/W	HPS	Ghost 0 tile position
0x08	2	GHOST1_POS	R/W	HPS	Ghost 1 tile position
0x0C	3	TILE_STATUS	R	FPGA	[5:0] activation flags
0x10	4	TILE0_TIME	R	FPGA	Frame count, tile 0
0x14	5	TILE1_TIME	R	FPGA	Frame count, tile 1
0x18	6	TILE2_TIME	R	FPGA	Frame count, tile 2
0x1C	7	TILE3_TIME	R	FPGA	Frame count, tile 3
0x20	8	TILE4_TIME	R	FPGA	Frame count, tile 4
0x24	9	TILE5_TIME	R	FPGA	Frame count, tile 5
0x28	10	GAME_STATUS	R/W	HPS+FPGA	See bit map below
0x2C	11	FRAME_SYNC	R	FPGA	16-bit frame counter, vsync flag
0x30--0x3C	12–15	reserved	—	—	reads 0, writes ignored

### 5.2 Position register bit layout

EVADER\_POS, GHOST0\_POS, GHOST1\_POS.

Bits	Field	Description
[4:0]	COL	Tile column 0–29. Five bits is enough ( $2^5 = 32 \geq 30$ ).
[9:5]	ROW	Tile row 0–19.
[31:10]	—	Unused; reads back 0.

### 5.3 TILE\_STATUS bit layout

Bits	Name	Description
[0]	TILE0_ACT	1 once Special Tile 0's count reaches 180.
[1]	TILE1_ACT	
[2]	TILE2_ACT	
[3]	TILE3_ACT	
[4]	TILE4_ACT	
[5]	TILE5_ACT	
[31:6]	—	Unused; reads back 0.

#### 5.4 GAME\_STATUS bit layout

Bits	Name	Description
[0]	GATE_OPEN	HPS sets this once any three TILE*_ACT bits are high.
[1]	EVADER_WIN	HPS sets this when the Evader stands on the open Gate. The FPGA paints the maze green.
[2]	GHOST_WIN	HPS sets this when a ghost collides with the Evader. The FPGA paints the maze red.
[3]	GAME_RESET	Self-clearing. HPS writes 1 to reset entity positions and clear the win/loss bits; the hardware clears bit 3 on the cycle it sees it asserted.
[31:4]	—	Unused; reads back 0.

#### 5.5 FRAME\_SYNC bit layout

Bits	Field	Description
[15:0]	FRAME_COUNT	16-bit rolling counter; wraps every $2^{16}/60 \approx 1,092$ s (~18 minutes).
[16]	VSYNC_TICK	Reflects the synchronised <code>vsync_tick</code> . Reads 1 only during the one clk cycle in which the tick is asserted; useful for waveform debugging only.
[31:17]	—	Unused; reads back 0.

#### 5.6 Avalon-MM protocol

The slave is a single-cycle response slave; `readWaitTime` is 1 and `writeWaitTime` is 0. The HPS bridge therefore issues a read, sees the data one cycle later, and we don't need a `waitrequest` signal. All four protocol signals (`chipselect`, `read`, `write`, `address`) come from the Qsys-generated lightweight master.

## 6 Build and Boot Flow

### 6.1 Hardware build (on the workstation, with Quartus on PATH)

```

1 cd final_project-hw
2 python3 gen_mif.py      # writes *.mif, *.hex, and ../final_project-sw/maze_data.h
3 make qsys              # qsys-generate
4 make project          # quartus_sh -t soc_system.tcl + map + HPS pin TCL
5 make quartus          # full compile -> output_files/soc_system.sof
6 make rbf              # .sof -> .rbf for SD-card boot
7 make dtb              # soc2dts + dtc -> soc_system.dtb

```

rbf and dtb go onto the FAT partition of the SD card alongside the lab2 Linux image. We did **not** rebuild U-Boot, the kernel, or the preloader; the lab2 image already contains everything needed.

### 6.2 Software build (on the DE1-SoC, after booting from that SD card)

```

1 cd final_project-sw
2 make                  # builds game.ko and game_app
3 insmod game.ko       # probes the device at 0xFF20_0000, creates /dev/game
4 ./game_app           # finds and claims the USB keyboard, runs the game

```

A USB HID keyboard must be plugged into the on-board USB-A port. We tested with two Logitech keyboards (a K360 and a generic wired model) and a Dell unbranded keyboard; all three were enumerated correctly.

### 6.3 Makefile changes vs. lab3-hw

For reference, our hardware Makefile is structurally similar to lab3-hw, with these additions / removals:

#### Added

- New ROM\_FILES variable listing the eight ROM init files plus maze\_data.h.
- .PHONY: roms, with python3 gen\_mif.py as the recipe.
- make qsys now depends on \$(ROM\_FILES) so that qsys-generate picks up freshly built ROMs.
- rom-clean for housekeeping.

#### Removed

- Preloader / U-Boot / kernel-build targets (we reuse the lab2 SD-card image).
- The associated BSP / KERNEL / CROSS variables and their clean targets.

## 7 Lessons Learned and Things That Surprised Us

### 7.1 The proposal was bigger than the project we should have proposed

The original proposal sketched a more ambitious system with multiple play modes, a hardware-accelerated pursuit-evaluation pipeline, audio output via the WM8731 codec, SD-card map loading, and a USB gamepad. That was clearly too much for the time budget. We dropped audio first, then SD-card maps, then the gamepad path, then finally we collapsed the play modes down to “Human vs. AI” and put BFS on the HPS where it naturally belonged. *Almost every cut made the system better, not just smaller*: fewer moving parts, fewer integration points, fewer ways for the demo to fail in front of the TA.

The lesson is that the proposal stage is the point at which you most overestimate what you can finish, and the moments where you find yourself reaching for an extra clock domain or an extra peripheral are usually the moments where you should stop and ask whether the basic system is actually working yet.

### 7.2 Lab3 is the reference design

By the time we got to integration, the things that worked instantly were the things we kept from lab3 (the 50 MHz clocking pattern, the active-high reset, the misc-device + ioctl driver, the unused-peripheral squelch block in the top wrapper). The things that took the longest to debug were the things we tried to do differently. Our first design wanted a dedicated 25.175 MHz PLL and active-low reset, which together would have introduced one new clock domain and one new reset polarity for the same visible behaviour.

If we did the project again, we would treat the lab3 starter as a hard template and only deviate when there’s a concrete reason. “Cleaner” is not a reason.

### 7.3 The HID composite-device trap

This one cost us the most hours. The keyboard we plugged in worked perfectly with the Linux `usbhid` driver in the sense that it showed up under `/dev/input/`, but the device numbering was non-deterministic across reboots (sometimes `event0`, sometimes `event1`), and arrow keys came from one subdevice while ENTER came from another. After some time trying to filter and merge events the right way, we backed up and lifted the libusb HID-Boot reader from lab2 instead. That now reliably gets arrows + ENTER + ESC from one source.

A useful piece of meta-advice: if a stack is unreliable, look for the lowest-level interface you can read *at the same speed*. We needed 60 Hz responsiveness; the USB interrupt endpoint polls every 8 ms; libusb is right there.

### 7.4 CDC is cheap insurance

Even though our `vsync_pulse` and `vsync_tick` are technically in the same clock domain (both driven from the 50 MHz net), we kept the 2-FF synchroniser and edge detector. This came from a TA’s comment during design review: “Treat any pulse that crosses between two counters as a CDC pulse, whether or not the clocks happen to be the same right now.” The day we (or someone

reading our code in 2027) introduce a separate pixel-clock PLL, the synchroniser is already there. The cost in area and timing is negligible.

## 7.5 Tile counters belong on the FPGA

A simple thing that mattered: per-tile activation counts have to be exact. The first prototype counted frames in user space (decrementing a per-tile timer based on the held position) and it felt floppy — the count drifted under Linux load, because the user-space loop missed an occasional vsync when the kernel had something else to do. Pushing the counter into the FPGA and reading it back made the gameplay feel solid and predictable. This is the sort of thing the FPGA is for.

## 7.6 What we wish we had known earlier

- `quartus_pgm -m jtag` to load a fresh `.sof` after each iteration is faster than rewriting the SD card every time. We didn't discover this until two weeks in.
- `$readmemh` accepts one hex digit per line, which means our 3-bit ROMs just write one nibble per address. The Quartus `.mif` parser, on the other hand, is fussier; that's why `gen_mif.py` emits both formats.
- When you instantiate a parameterised module multiple times with different parameters, the `(* ramstyle = "M10K" *)` hint travels with the instance, not the module — Quartus is willing to pack several small parameterised ROMs into one M10K block on its own.

## 8 Division of Work

The team is four people and the project naturally splits into four ribbons of work:

Member	Responsibilities
Ryan Lo (yl5972)	VGA rendering pipeline. Wrote <code>vga_counters</code> , <code>vsync_cdc</code> , and the compositor inside <code>game_peripheral.sv</code> . Designed the screen layout, the eight-colour palette, and the per-pixel priority logic. Did the early prototype on the lab3 <code>vga_ball</code> reference and was responsible for everything pixel-clock related (including the 50 MHz / <code>hcount[0]</code> strobe decision). Authored Sections 2–3 and 7 of this report.
Junhao Qu (jq2434)	Maze ROM and tile activation. Wrote <code>maze_rom</code> , <code>sprite_rom</code> , and the six <code>tile_timer</code> instances. Owned <code>gen_mif.py</code> and the maze-layout/connectivity invariants. Tuned the 180-frame threshold and the <code>popcount ≥ 3</code> gate unlock rule. Verified the <code>maze_data.h</code> round-trip between Python and the C code.
Boxiong Li (bl3155)	Qsys integration and build flow. Wrote <code>soc_system_top.sv</code> , <code>game_peripheral_hw.tcl</code> , and the hardware Makefile. Handled Quartus project bring-up (pin assignments, HPS pin TCL, <code>.qpf/.qsf/.sdc</code> ), <code>.rbf</code> and <code>.dtb</code> generation, and the SD-card boot procedure. Drove the design-review demo and most of the in-lab debugging sessions.
Kevin Liu (kl3755)	HPS software. Wrote the Linux kernel module ( <code>game.c/game.h</code> ) and the user-space game application ( <code>game_app.c</code> ), including the 60 Hz main loop, the win/loss FSM, and the BFS ghost AI. Implemented the USB keyboard reader on top of the lab2 libusb harness and built the <code>pthread</code> + <code>mutex</code> plumbing connecting the keyboard thread to the main loop.

In practice we paired heavily across these ribbons: Ryan and Junhao integrated the compositor with the ROMs together, Boxiong and Kevin debugged the device-tree binding for `/dev/game`, and everyone debugged Quartus warnings at one point or another. The git log shows the cleanest split through the design-review milestone; afterwards the commits get smaller and more cross-cutting as we were tracking down integration issues.

## 9 Advice for Future Projects

1. **Propose 60% of what you think you can do.** The other 40% will appear in the form of integration overhead, Quartus surprises, and one of the labs that nobody on the team finished cleanly. Save audio and a second peripheral for “stretch.”
2. **Build the simplest end-to-end thing first.** Our turning point was the day we had a static maze on the screen, a single Evader sprite that responded to arrow keys, and a fake ghost that moved in a straight line. Everything afterwards was incremental.
3. **Pin down the interface contract before either side is finished.** We wrote the register map into `game.h` and `game_peripheral.sv` at the same time, so both sides could be developed in parallel without merge fights. Once the bit layout was fixed, the rest of the work fell out.

4. **Stay close to lab3.** The toolchain, the device tree, the Makefile, the misc-device pattern — all of these are baked into the course infrastructure for a reason. Deviating from them means you spend hours debugging the deviation, not the project.
5. **Treat the FPGA as the timing source.** Anything that needs to be exactly periodic — 60 Hz frame pacing, per-tile counters, blink rates, audio sample clocks — should be on the FPGA. The HPS reads back; it doesn't drive timing.
6. **Write a gen\_\*.py script for any artefact that gets compiled into two languages.** Ours generates the `.mif`, `.hex`, and `maze_data.h` files all from the same source. If you make the FPGA and the HPS disagree about what the maze is, you'll spend hours debugging gameplay before you realise the bug is in the data.
7. **Demo the project on the actual board well before the deadline.** The first time we tried to run `game_app` on the DE1-SoC instead of just simulating, we found two race conditions and a wrong-polarity reset within an hour. The earlier you find these, the easier they are.

## A Source Code Listings

This appendix contains every file we wrote by hand for the project. Files generated automatically by Quartus, Qsys, or the kernel build system (`soc_system.sopcinfo`, `soc_system.qpf`, `soc_system.qsf`, `soc_system.sdc`, `output_files/*`, etc.) are intentionally omitted, as are the auto-generated `maze_data.h`, `*.mif`, and `*.hex` files (produced from `gen_mif.py`, which is included).

### A.1 Project README (README.md)

```

1 # Maze Chase Game
2
3 CSEE 4840 Embedded Systems · Spring 2026 · Final Project
4
5 Ryan Lo (yl5972) · Junhao Qu (jq2434) · Boxiong Li (bl3155) · Kevin Liu (kl3755)
6
7 A real-time maze chase game running on the Terasic DE1-SoC (Cyclone V FPGA +
8 ARM HPS under Linux). The Evader runs around a fixed 30×20 maze trying to
9 charge up enough special tiles to unlock a gate, while two ghosts close in on
10 it using BFS pathfinding. Hardware draws the VGA frame; software runs the game.
11
12 ‘‘‘
13 4840_final-main/
14 +-- final_project-hw/   FPGA: SystemVerilog peripheral, Qsys system, ROMs
15 +-- final_project-sw/   HPS: kernel module + user-space game application
16 ‘‘‘
17
18 The directory layout deliberately mirrors ‘lab3/‘ so the toolchain works the
19 same way.
20
21 ## What’s in each tree
22
23 ### ‘final_project-hw/‘
24
25 | File | Purpose |
26 |---|---|
27 | ‘game_peripheral.sv‘ | The custom Avalon-MM peripheral. Contains the top module
   plus ‘vga_counters‘, ‘vsync_cdc‘, ‘tile_timer‘, ‘maze_rom‘, ‘sprite_rom‘, and
   ‘compositor‘. |
28 | ‘soc_system_top.sv‘ | Board-level wrapper. Instantiates the Qsys-generated
   ‘soc_system‘ and connects the VGA conduit to the off-chip ADV7123 DAC. |
29 | ‘soc_system.qsys‘ | Qsys system with ‘clk_0‘, ‘hps_0‘, and ‘game_peripheral_0‘.
   |
30 | ‘game_peripheral_hw.tcl‘ | Component descriptor that lets Qsys see our
   peripheral. |
31 | ‘gen_mif.py‘ | Python script that emits the four ROM init files (‘.mif‘ +
   ‘.hex‘) and a matching ‘maze_data.h‘ for the HPS side. |
32 | ‘soc_system.tcl‘ | Quartus project bring-up (pin assignments, top entity,
   etc.). Adapted from the lab3 starter. |
33 | ‘soc_system_board_info.xml‘ | Needed by ‘sopc2dts‘ when generating the device
   tree. |
34 | ‘Makefile‘ | Build flow: ‘roms → qsys → project → quartus → rbf → dtb‘. |
35
36 ### ‘final_project-sw/‘
37
38 | File | Purpose |
39 |---|---|

```

```

40 | 'game.c' / 'game.h' | Linux kernel module that exposes the peripheral as
    | '/dev/game' and translates four ioctls into 32-bit Avalon writes/reads. |
41 | 'game_app.c' | Userspace game loop. 60 Hz frame pacing, BFS ghost AI,
    | USB-keyboard pthread, win/loss FSM. |
42 | 'usbkeyboard.c' / 'usbkeyboard.h' | libusb wrapper that opens the first
    | HID-Boot-Keyboard endpoint we can find. Lifted from lab2 and lightly extended.
    |
43 | 'maze_data.h' | Auto-generated by 'gen_mif.py'. Mirrors the maze ROM so the HPS
    | sees the same walls the FPGA does. |
44 | 'Makefile' | Builds 'game.ko' and 'game_app'. |
45 | 'README' | Build & run notes specific to the HPS side. |
46
47 ## Build
48
49 ### Hardware (development workstation, with Quartus on PATH)
50
51 ```sh
52 cd final_project-hw
53 python3 gen_mif.py      # writes *.mif, *.hex, and ../final_project-sw/maze_data.h
54 make qsys              # qsys-generate
55 make project          # quartus_sh -t soc_system.tcl + map + HPS pin assignments
56 make quartus          # full compile -> output_files/soc_system.sof
57 make rbf              # .sof -> .rbf for SD-card boot
58 make dtb              # socp2dts + dtc -> soc_system.dtb
59 ```
60
61 'rbf' and 'dtb' go onto the FAT partition of the SD card alongside the lab2
62 Linux image.
63
64 ### Software (on the DE1-SoC, after booting from that SD card)
65
66 ```sh
67 cd final_project-sw
68 make                  # builds game.ko + game_app
69 insmod game.ko
70 ./game_app
71 ```
72
73 ## Play
74
75 * Arrow keys move the Evader.
76 * Stand on three of the six special tiles long enough to light them up -- the
77   gate at the top of the maze unlocks once any three are activated.
78 * Reach the gate to win. Get caught by a ghost to lose.
79 * 'ENTER' restarts after win/loss. 'ESC' quits.
80
81 ## Notes
82
83 * The '.hex' files exist in addition to the '.mif' files because we drive the
84   ROMs with '$readmemh', which the simulator we used for early test benches
85   understands and the '.mif' reader doesn't. The two formats encode the
86   identical maze and sprite data.
87 * 'gen_mif.py' writes 'maze_data.h' to both trees. Quartus and the kernel
88   module both see the same maze without any manual copying.
89 * The ghosts use BFS in software, not in hardware -- BFS over 600 nodes is
90   a few microseconds on the A9 and Linux can comfortably keep up at 5 Hz.
91   Putting it on the FPGA would have been overkill for this size of maze.
92 * 'vsync_cdc' is the one place we had to be careful about clock-domain
93   crossing. The VGA counter runs off the 50 MHz board clock but pulses once

```

```
94   per frame, so we synchronize that pulse before it drives the 6 tile timers  
95   and the frame counter.
```

## A.2 Hardware: game\_peripheral.sv

```

1 // Maze Chase Game - custom Avalon-MM peripheral.
2 // Wraps a 640x480 VGA generator and a small register file that the HPS
3 // reads and writes over the Lightweight HPS-to-FPGA bridge. Structure
4 // follows lab3's vga_ball.sv: this one file holds the top module and
5 // every sub-module the design uses.
6 //
7 // Register map (byte offsets, 32-bit words):
8 // 0x00 EVADER_POS R/W (HPS) {row[4:0], col[4:0]}
9 // 0x04 GHOST0_POS R/W (HPS)
10 // 0x08 GHOST1_POS R/W (HPS)
11 // 0x0C TILE_STATUS R (FPGA) [5:0] activation flags
12 // 0x10 TILE0_TIME R (FPGA) [13:0] frames spent on tile 0
13 // 0x14 TILE1_TIME R (FPGA)
14 // 0x18 TILE2_TIME R (FPGA)
15 // 0x1C TILE3_TIME R (FPGA)
16 // 0x20 TILE4_TIME R (FPGA)
17 // 0x24 TILE5_TIME R (FPGA)
18 // 0x28 GAME_STATUS R/W (HPS) [0] gate_open [1] ev_win
19 // [2] gh_win [3] reset (self-clearing)
20 // 0x2C FRAME_SYNC R (FPGA) [15:0] frame# [16] vsync_tick
21 // 0x30..0x3C reserved (reads 0, writes ignored)
22
23 module game_peripheral(
24     input logic clk, // 50 MHz system clock
25     input logic reset, // active-high synchronous reset
26
27     // Avalon-MM slave (Lightweight HPS-to-FPGA bridge)
28     input logic [3:0] address, // word address (16 regs)
29     input logic chipselect,
30     input logic write,
31     input logic read,
32     input logic [31:0] writedata,
33     output logic [31:0] readdata,
34
35     // VGA outputs (direct to DE1-SoC ADV7123)
36     output logic [7:0] VGA_R, VGA_G, VGA_B,
37     output logic VGA_CLK,
38     output logic VGA_HS,
39     output logic VGA_VS,
40     output logic VGA_BLANK_n,
41     output logic VGA_SYNC_n
42 );
43
44 // -----
45 // Internal nets
46 // -----
47 logic [10:0] hcount; // hcount[10:1] is pixel column
48 logic [9:0] vcount;
49 logic vsync_pulse; // pixel_clk-domain 1-cycle pulse
50 logic vsync_tick; // clk-domain CDC-safe pulse
51 logic pixel_clk;
52
53 // Register file outputs
54 logic [4:0] evader_col, evader_row;
55 logic [4:0] ghost0_col, ghost0_row;
56 logic [4:0] ghost1_col, ghost1_row;

```

```

57 logic [3:0] game_status_q; // {reset, gh_win, ev_win, gate_open}
58
59 // Tile timers
60 logic [5:0] tile_activated;
61 logic [13:0] tile_count [0:5];
62
63 // Frame counter
64 logic [15:0] frame_count;
65
66 // Maze / sprite ROM outputs
67 logic [9:0] maze_addr;
68 logic [2:0] maze_cell;
69 logic [7:0] sprite_addr;
70 logic [2:0] evader_pixel, ghost0_pixel, ghost1_pixel;
71
72 // -----
73 // VGA timing -> hcount/vcount + VGA control signals
74 // -----
75 vga_counters u_counters (
76     .clk50      (clk),
77     .reset      (reset),
78     .hcount     (hcount),
79     .vcount     (vcount),
80     .VGA_CLK   (VGA_CLK),
81     .VGA_HS    (VGA_HS),
82     .VGA_VS    (VGA_VS),
83     .VGA_BLANK_n (VGA_BLANK_n),
84     .VGA_SYNC_n (VGA_SYNC_n),
85     .vsync_pulse (vsync_pulse)
86 );
87
88 // pixel_clk derives from hcount[0] -> 25 MHz strobe; ROMs use clk and
89 // sample every other cycle. We use clk as the ROM clock and gate the
90 // address with hcount[0] so the registered output appears on the right
91 // cycle. Simpler: just use clk; address changes once per pixel pair.
92 assign pixel_clk = clk; // unused but kept for clarity
93
94 // -----
95 // CDC: bring vsync from pixel-clock counter to system clock
96 // -----
97 vsync_cdc u_cdc (
98     .clk      (clk),
99     .reset    (reset),
100    .vsync_pulse (vsync_pulse),
101    .vsync_tick (vsync_tick)
102 );
103
104 // Maintain a 16-bit frame counter incremented on every vsync_tick
105 always_ff @(posedge clk) begin
106     if (reset)
107         frame_count <= 16'd0;
108     else if (vsync_tick)
109         frame_count <= frame_count + 16'd1;
110 end
111
112 // -----
113 // Avalon-MM register file
114 // -----
115 // Bit layout for *_POS regs: writedata[4:0]=col, writedata[9:5]=row

```

```

116 logic do_write;
117 logic [9:0] evader_pos_q, ghost0_pos_q, ghost1_pos_q;
118
119 assign do_write = chipselect && write;
120 assign evader_col = evader_pos_q[4:0];
121 assign evader_row = evader_pos_q[9:5];
122 assign ghost0_col = ghost0_pos_q[4:0];
123 assign ghost0_row = ghost0_pos_q[9:5];
124 assign ghost1_col = ghost1_pos_q[4:0];
125 assign ghost1_row = ghost1_pos_q[9:5];
126
127 // GAME_RESET is self-clearing: hardware clears bit[3] on the cycle it
128 // sees it asserted. Win/loss/gate flags are sticky until reset.
129 always_ff @(posedge clk) begin
130     if (reset) begin
131         // Initial entity positions (must all be passable cells)
132         evader_pos_q <= {5'd10, 5'd15}; // (col=15, row=10) center
133         ghost0_pos_q <= {5'd2, 5'd1 }; // (col=1, row=2)
134         ghost1_pos_q <= {5'd2, 5'd28}; // (col=28, row=2)
135         game_status_q <= 4'b0000;
136     end else begin
137         if (game_status_q[3]) begin
138             // GAME_RESET asserted: clear everything
139             evader_pos_q <= {5'd10, 5'd15};
140             ghost0_pos_q <= {5'd2, 5'd1 };
141             ghost1_pos_q <= {5'd2, 5'd28};
142             game_status_q <= 4'b0000;
143         end else if (do_write) begin
144             case (address)
145                 4'd0 : evader_pos_q <= writedata[9:0];
146                 4'd1 : ghost0_pos_q <= writedata[9:0];
147                 4'd2 : ghost1_pos_q <= writedata[9:0];
148                 4'd10: game_status_q <= writedata[3:0];
149                 default: /* read-only or reserved */;
150             endcase
151         end
152     end
153 end
154
155 // Read-mux
156 always_comb begin
157     case (address)
158         4'd0 : readdata = {22'd0, evader_pos_q};
159         4'd1 : readdata = {22'd0, ghost0_pos_q};
160         4'd2 : readdata = {22'd0, ghost1_pos_q};
161         4'd3 : readdata = {26'd0, tile_activated};
162         4'd4 : readdata = {18'd0, tile_count[0]};
163         4'd5 : readdata = {18'd0, tile_count[1]};
164         4'd6 : readdata = {18'd0, tile_count[2]};
165         4'd7 : readdata = {18'd0, tile_count[3]};
166         4'd8 : readdata = {18'd0, tile_count[4]};
167         4'd9 : readdata = {18'd0, tile_count[5]};
168         4'd10: readdata = {28'd0, game_status_q};
169         4'd11: readdata = {15'd0, vsync_tick, frame_count};
170         default: readdata = 32'd0;
171     endcase
172 end
173
174 // -----

```

```

175 // Tile timers (6 instances at hardcoded grid positions)
176 // -----
177 // Hardcoded special-tile positions from the design document
178 localparam logic [4:0] T0_COL = 5'd3, T0_ROW = 5'd2;
179 localparam logic [4:0] T1_COL = 5'd26, T1_ROW = 5'd2;
180 localparam logic [4:0] T2_COL = 5'd3, T2_ROW = 5'd10;
181 localparam logic [4:0] T3_COL = 5'd26, T3_ROW = 5'd10;
182 localparam logic [4:0] T4_COL = 5'd14, T4_ROW = 5'd17;
183 localparam logic [4:0] T5_COL = 5'd17, T5_ROW = 5'd17;
184 localparam logic [4:0] GATE_COL = 5'd15, GATE_ROW = 5'd1;
185
186 // Single combined reset: external reset OR self-clearing GAME_RESET
187 logic reset_int;
188 assign reset_int = reset | game_status_q[3];
189
190 tile_timer #(.TILE_COL(T0_COL), .TILE_ROW(T0_ROW)) u_t0 (
191     .clk(clk), .reset(reset_int), .vsync_tick(vsync_tick),
192     .evader_col(evader_col), .evader_row(evader_row),
193     .count(tile_count[0]), .activated(tile_activated[0]));
194 tile_timer #(.TILE_COL(T1_COL), .TILE_ROW(T1_ROW)) u_t1 (
195     .clk(clk), .reset(reset_int), .vsync_tick(vsync_tick),
196     .evader_col(evader_col), .evader_row(evader_row),
197     .count(tile_count[1]), .activated(tile_activated[1]));
198 tile_timer #(.TILE_COL(T2_COL), .TILE_ROW(T2_ROW)) u_t2 (
199     .clk(clk), .reset(reset_int), .vsync_tick(vsync_tick),
200     .evader_col(evader_col), .evader_row(evader_row),
201     .count(tile_count[2]), .activated(tile_activated[2]));
202 tile_timer #(.TILE_COL(T3_COL), .TILE_ROW(T3_ROW)) u_t3 (
203     .clk(clk), .reset(reset_int), .vsync_tick(vsync_tick),
204     .evader_col(evader_col), .evader_row(evader_row),
205     .count(tile_count[3]), .activated(tile_activated[3]));
206 tile_timer #(.TILE_COL(T4_COL), .TILE_ROW(T4_ROW)) u_t4 (
207     .clk(clk), .reset(reset_int), .vsync_tick(vsync_tick),
208     .evader_col(evader_col), .evader_row(evader_row),
209     .count(tile_count[4]), .activated(tile_activated[4]));
210 tile_timer #(.TILE_COL(T5_COL), .TILE_ROW(T5_ROW)) u_t5 (
211     .clk(clk), .reset(reset_int), .vsync_tick(vsync_tick),
212     .evader_col(evader_col), .evader_row(evader_row),
213     .count(tile_count[5]), .activated(tile_activated[5]));
214
215 // -----
216 // Maze rendering coordinates (pixel-clock domain operates on clk too,
217 // since vga_counters uses clk50 to produce 25 MHz strobe via hcount[0])
218 // -----
219 logic [9:0] pixel_col, pixel_row;
220 assign pixel_col = hcount[10:1]; // 0..639
221 assign pixel_row = vcount; // 0..479
222
223 logic in_maze_x, in_maze_y, in_maze;
224 assign in_maze_x = (pixel_col >= 10'd80) && (pixel_col < 10'd560);
225 assign in_maze_y = (pixel_row >= 10'd80) && (pixel_row < 10'd400);
226 assign in_maze = in_maze_x && in_maze_y;
227
228 logic [9:0] maze_x, maze_y;
229 assign maze_x = pixel_col - 10'd80; // 0..479
230 assign maze_y = pixel_row - 10'd80; // 0..319
231
232 logic [4:0] tile_col, tile_row;
233 logic [3:0] px_in_tile, py_in_tile;

```

```

234 assign tile_col    = maze_x[8:4];
235 assign tile_row    = maze_y[8:4];
236 assign px_in_tile  = maze_x[3:0];
237 assign py_in_tile  = maze_y[3:0];
238
239 // Tile-index address: row*30 + col
240 // Multiplication by 30 = (row<<5) - (row<<1)
241 assign maze_addr   = ({5'd0, tile_row} * 10'd30) + {5'd0, tile_col};
242 assign sprite_addr = {py_in_tile, px_in_tile};
243
244 // -----
245 // ROMs
246 // -----
247 maze_rom u_maze_rom (
248     .clk      (clk),
249     .addr     (maze_addr),
250     .cell_type (maze_cell)
251 );
252
253 sprite_rom #(.INIT_FILE("evader.hex")) u_evader_rom (
254     .clk(clk), .addr(sprite_addr), .pixel_color(evader_pixel));
255 sprite_rom #(.INIT_FILE("ghost0.hex")) u_ghost0_rom (
256     .clk(clk), .addr(sprite_addr), .pixel_color(ghost0_pixel));
257 sprite_rom #(.INIT_FILE("ghost1.hex")) u_ghost1_rom (
258     .clk(clk), .addr(sprite_addr), .pixel_color(ghost1_pixel));
259
260 // -----
261 // Compositor + palette
262 // -----
263 compositor u_compositor (
264     .VGA_BLANK_n    (VGA_BLANK_n),
265     .in_maze        (in_maze),
266     .tile_col       (tile_col),
267     .tile_row       (tile_row),
268     .maze_cell      (maze_cell),
269     .evader_pixel   (evader_pixel),
270     .ghost0_pixel   (ghost0_pixel),
271     .ghost1_pixel   (ghost1_pixel),
272     .evader_col     (evader_col),
273     .evader_row     (evader_row),
274     .ghost0_col     (ghost0_col),
275     .ghost0_row     (ghost0_row),
276     .ghost1_col     (ghost1_col),
277     .ghost1_row     (ghost1_row),
278     .tile_activated (tile_activated),
279     .gate_open      (game_status_q[0]),
280     .evader_win     (game_status_q[1]),
281     .ghost_win      (game_status_q[2]),
282     .gate_col       (GATE_COL),
283     .gate_row       (GATE_ROW),
284     .VGA_R          (VGA_R),
285     .VGA_G          (VGA_G),
286     .VGA_B          (VGA_B)
287 );
288
289 endmodule
290
291 // -----
292

```

```

293 // vga_counters - 640x480 @ 60 Hz timing for a 50 MHz clock.  Lifted
294 // from the lab3 starter and trimmed.
295 // -----
296 module vga_counters(
297     input  logic      clk50, reset,
298     output logic [10:0] hcount,
299     output logic [9:0]  vcount,
300     output logic      VGA_CLK, VGA_HS, VGA_VS, VGA_BLANK_n, VGA_SYNC_n,
301     output logic      vsync_pulse
302 );
303
304     parameter HACTIVE      = 11'd1280,
305               HFRONT_PORCH = 11'd32,
306               HSYNC       = 11'd192,
307               HBACK_PORCH = 11'd96,
308               HTOTAL      = HACTIVE + HFRONT_PORCH + HSYNC + HBACK_PORCH;
309
310     parameter VACTIVE      = 10'd480,
311               VFRONT_PORCH = 10'd10,
312               VSYNC       = 10'd2,
313               VBACK_PORCH = 10'd33,
314               VTOTAL      = VACTIVE + VFRONT_PORCH + VSYNC + VBACK_PORCH;
315
316     logic endOfLine, endOfField;
317
318     always_ff @(posedge clk50 or posedge reset)
319         if (reset)          hcount <= 0;
320         else if (endOfLine) hcount <= 0;
321         else                hcount <= hcount + 11'd1;
322
323     assign endOfLine = hcount == HTOTAL - 1;
324
325     always_ff @(posedge clk50 or posedge reset)
326         if (reset)          vcount <= 0;
327         else if (endOfLine)
328             if (endOfField) vcount <= 0;
329             else            vcount <= vcount + 10'd1;
330
331     assign endOfField = vcount == VTOTAL - 1;
332
333     // Single-cycle pulse at start of frame (used for vsync_cdc)
334     assign vsync_pulse = endOfLine && endOfField;
335
336     assign VGA_HS = !((hcount[10:8] == 3'b101) & !(hcount[7:5] == 3'b111));
337     assign VGA_VS = !(vcount[9:1] == (VACTIVE + VFRONT_PORCH) / 2);
338     assign VGA_SYNC_n = 1'b0;
339     assign VGA_BLANK_n = !(hcount[10] & (hcount[9] | hcount[8])) &
340                         !(vcount[9] | (vcount[8:5] == 4'b1111));
341     assign VGA_CLK = hcount[0];
342 endmodule
343
344 // -----
345 // vsync_cdc - 2-FF synchroniser + rising-edge detect.  The source pulse
346 // comes from the pixel-clock VGA counter; we want a single-cycle strobe
347 // in the system clk domain.
348 // -----
349
350 module vsync_cdc(
351     input  logic clk,

```

```

352     input  logic  reset ,
353     input  logic  vsync_pulse ,
354     output logic  vsync_tick
355 );
356     logic meta_q, sync_q, prev_q;
357     always_ff @(posedge clk) begin
358         if (reset) begin
359             meta_q <= 1'b0;
360             sync_q <= 1'b0;
361             prev_q <= 1'b0;
362         end else begin
363             meta_q <= vsync_pulse;
364             sync_q <= meta_q;
365             prev_q <= sync_q;
366         end
367     end
368     assign vsync_tick = sync_q & ~prev_q;
369 endmodule
370
371
372 // -----
373 // tile_timer - 14-bit saturating counter, increments while the Evader is
374 // on the parameterised (TILE_COL, TILE_ROW) tile and we receive a
375 // vsync_tick. Threshold is 180 frames (~3 s at 60 Hz); we shortened
376 // this from the original 600 frames so the demo is paced reasonably.
377 // -----
378 module tile_timer #(
379     parameter logic [4:0] TILE_COL = 5'd0,
380     parameter logic [4:0] TILE_ROW = 5'd0
381 ) (
382     input logic      clk,
383     input logic      reset,
384     input logic      vsync_tick,
385     input logic [4:0] evader_col,
386     input logic [4:0] evader_row,
387     output logic [13:0] count,
388     output logic      activated
389 );
390     logic on_tile;
391     assign on_tile = (evader_col == TILE_COL) && (evader_row == TILE_ROW);
392     assign activated = (count >= 14'd180);
393
394     always_ff @(posedge clk) begin
395         if (reset)
396             count <= 14'd0;
397         else if (vsync_tick && on_tile && !activated)
398             count <= count + 14'd1;
399     end
400 endmodule
401
402
403 // -----
404 // maze_rom - 600 x 3-bit synchronous ROM. Cell encoding:
405 // 3'd0 wall 3'd1 path 3'd2 special 3'd3 gate
406 // Initialised from maze.hex (generated by gen_mif.py).
407 // -----
408 module maze_rom(
409     input logic      clk,
410     input logic [9:0] addr,

```

```

411     output logic [2:0] cell_type
412 );
413     (* ramstyle = "M10K" *) logic [2:0] mem [0:599];
414     initial $readmemh("maze.hex", mem);
415
416     always_ff @(posedge clk)
417         cell_type <= mem[addr];
418 endmodule
419
420
421 // -----
422 // sprite_rom - 256 x 3-bit synchronous ROM (16x16 sprite). Index 0 is
423 // treated as transparent by the compositor.
424 // -----
425 module sprite_rom #(parameter INIT_FILE = "evader.hex") (
426     input logic clk,
427     input logic [7:0] addr,
428     output logic [2:0] pixel_color
429 );
430     (* ramstyle = "M10K" *) logic [2:0] mem [0:255];
431     initial $readmemh(INIT_FILE, mem);
432
433     always_ff @(posedge clk)
434         pixel_color <= mem[addr];
435 endmodule
436
437
438 // -----
439 // compositor - picks the final RGB value for the current pixel.
440 //
441 // Pixel priority:
442 // 1. !VGA_BLANK_n          -> black
443 // 2. game_result asserted -> full-screen overlay (green = evader win,
444 //                                           red = ghost win)
445 // 3. !in_maze              -> black border around the playfield
446 // 4. Sprite layer (evader > ghost0 > ghost1; nonzero index wins)
447 // 5. Tile layer: cell_type -> palette colour, modulated by
448 //                       tile_activated[] and gate_open.
449 // -----
450 module compositor(
451     input logic VGA_BLANK_n,
452     input logic in_maze,
453     input logic [4:0] tile_col, tile_row,
454     input logic [2:0] maze_cell,
455     input logic [2:0] evader_pixel,
456     input logic [2:0] ghost0_pixel,
457     input logic [2:0] ghost1_pixel,
458     input logic [4:0] evader_col, evader_row,
459     input logic [4:0] ghost0_col, ghost0_row,
460     input logic [4:0] ghost1_col, ghost1_row,
461     input logic [5:0] tile_activated,
462     input logic gate_open,
463     input logic evader_win,
464     input logic ghost_win,
465     input logic [4:0] gate_col, gate_row,
466     output logic [7:0] VGA_R, VGA_G, VGA_B
467 );
468     // ----- identify which tile (if any) we are currently on -----
469     logic on_evader, on_ghost0, on_ghost1;

```

```

470 assign on_evader = (tile_col == evader_col) && (tile_row == evader_row);
471 assign on_ghost0 = (tile_col == ghost0_col) && (tile_row == ghost0_row);
472 assign on_ghost1 = (tile_col == ghost1_col) && (tile_row == ghost1_row);
473
474 // ----- identify if current tile is one of the 6 special tiles --
475 logic is_special_tile;
476 logic [2:0] special_idx;
477 always_comb begin
478     is_special_tile = 1'b0;
479     special_idx = 3'd0;
480     case ({tile_col, tile_row})
481         {5'd3, 5'd2}: begin is_special_tile = 1'b1; special_idx = 3'd0; end
482         {5'd26, 5'd2}: begin is_special_tile = 1'b1; special_idx = 3'd1; end
483         {5'd3, 5'd10}: begin is_special_tile = 1'b1; special_idx = 3'd2; end
484         {5'd26, 5'd10}: begin is_special_tile = 1'b1; special_idx = 3'd3; end
485         {5'd14, 5'd17}: begin is_special_tile = 1'b1; special_idx = 3'd4; end
486         {5'd17, 5'd17}: begin is_special_tile = 1'b1; special_idx = 3'd5; end
487         default: ;
488     endcase
489 end
490 logic this_tile_active;
491 assign this_tile_active = is_special_tile && tile_activated[special_idx];
492 logic is_gate_tile;
493 assign is_gate_tile = (tile_col == gate_col) && (tile_row == gate_row);
494
495 // ----- tile background colour (from maze_cell + activation) ----
496 logic [23:0] tile_rgb;
497 always_comb begin
498     unique case (maze_cell)
499         3'd0: tile_rgb = 24'h202050; // WALL : dark blue
500         3'd1: tile_rgb = 24'h000000; // PATH : black
501         3'd2: tile_rgb = this_tile_active ? 24'h60E060 // active green
502             : 24'h605030; // dim yellow
503         3'd3: tile_rgb = gate_open ? 24'h60E060 // gate open
504             : 24'h606060; // grey
505         default: tile_rgb = 24'h000000;
506     endcase
507 end
508
509 // ----- sprite colour palette (3-bit index) -----
510 // 0 = transparent (handled by compositor mux)
511 // 1..7 = colours. Each sprite ROM has its own meaning per index but
512 // we share a single palette here. Evader uses warm colours; ghost0
513 // bluish; ghost1 reddish. The colour wheels are encoded in the .hex
514 // files; we just need a way to turn a 3-bit value into RGB for each
515 // entity. To keep the compositor simple we use the same palette and
516 // let the .hex contents do the differentiation.
517 function automatic [23:0] palette(input logic [2:0] idx);
518     case (idx)
519         3'd0: palette = 24'h000000; // transparent (never selected)
520         3'd1: palette = 24'hFFFFFF; // white
521         3'd2: palette = 24'hFFD030; // gold (evader body)
522         3'd3: palette = 24'hC04020; // red-brown (evader outline)
523         3'd4: palette = 24'h4080FF; // blue (ghost0 body)
524         3'd5: palette = 24'h2040A0; // dk blue (ghost0 outline)
525         3'd6: palette = 24'hFF6060; // red (ghost1 body)
526         3'd7: palette = 24'hA02020; // dk red (ghost1 outline)
527         default: palette = 24'h000000;
528     endcase

```

```
529     endfunction
530
531     // ----- pick which entity (if any) covers this pixel -----
532     logic [2:0] sprite_pix;
533     always_comb begin
534         sprite_pix = 3'd0;
535         if (on_evader && evader_pixel != 3'd0)
536             sprite_pix = evader_pixel;
537         else if (on_ghost0 && ghost0_pixel != 3'd0)
538             sprite_pix = ghost0_pixel;
539         else if (on_ghost1 && ghost1_pixel != 3'd0)
540             sprite_pix = ghost1_pixel;
541     end
542
543     logic [23:0] pixel_rgb;
544     always_comb begin
545         if (!VGA_BLANK_n) begin
546             pixel_rgb = 24'h000000;
547         end else if (evader_win) begin
548             pixel_rgb = 24'h00B000;           // green overlay
549         end else if (ghost_win) begin
550             pixel_rgb = 24'hB00000;           // red overlay
551         end else if (!in_maze) begin
552             pixel_rgb = 24'h000000;           // black border
553         end else if (sprite_pix != 3'd0) begin
554             pixel_rgb = palette(sprite_pix);
555         end else begin
556             pixel_rgb = tile_rgb;
557         end
558     end
559
560     assign {VGA_R, VGA_G, VGA_B} = pixel_rgb;
561 endmodule
```

### A.3 Hardware: soc\_system\_top.sv

```

1 // soc_system_top - DE1-SoC board-level wrapper.
2 // Adapted from the lab3 starter. The Qsys-generated 'soc_system'
3 // instance contains the HPS and our 'game_peripheral'; only the VGA
4 // conduit gets exported, so it is wired straight to the on-board DAC
5 // pins. All other (unused) peripherals are tied off the same way the
6 // lab3 template does it to avoid Quartus "no driver" warnings.
7
8 module soc_system_top(
9     //////////// ADC ////////////
10    inout      ADC_CS_N,
11    output     ADC_DIN,
12    input      ADC_DOUT,
13    output     ADC_SCLK,
14
15    //////////// AUD ////////////
16    input      AUD_ADCDAT,
17    inout     AUD_ADCLRCK,
18    inout     AUD_BCLK,
19    output     AUD_DACDAT,
20    inout     AUD_DACLRCK,
21    output     AUD_XCK,
22
23    //////////// CLOCK2/3/4 ////////////
24    input      CLOCK2_50,
25    input      CLOCK3_50,
26    input      CLOCK4_50,
27
28    //////////// CLOCK ////////////
29    input      CLOCK_50,
30
31    //////////// DRAM ////////////
32    output [12:0] DRAM_ADDR,
33    output [1:0]  DRAM_BA,
34    output      DRAM_CAS_N,
35    output      DRAM_CKE,
36    output      DRAM_CLK,
37    output      DRAM_CS_N,
38    inout [15:0] DRAM_DQ,
39    output      DRAM_LDQM,
40    output      DRAM_RAS_N,
41    output      DRAM_UDQM,
42    output      DRAM_WE_N,
43
44    //////////// FAN ////////////
45    output     FAN_CTRL,
46
47    //////////// FPGA ////////////
48    output     FPGA_I2C_SCLK,
49    inout      FPGA_I2C_SDAT,
50
51    //////////// GPIO ////////////
52    inout [35:0] GPIO_0,
53    inout [35:0] GPIO_1,
54
55    //////////// HEX ////////////
56    output [6:0] HEX0,

```

```

57     output [6:0]  HEX1 ,
58     output [6:0]  HEX2 ,
59     output [6:0]  HEX3 ,
60     output [6:0]  HEX4 ,
61     output [6:0]  HEX5 ,
62
63     ////////// HPS //////////
64     inout   HPS_CONV_USB_N ,
65     output [14:0] HPS_DDR3_ADDR ,
66     output [2:0]  HPS_DDR3_BA ,
67     output   HPS_DDR3_CAS_N ,
68     output   HPS_DDR3_CKE ,
69     output   HPS_DDR3_CK_N ,
70     output   HPS_DDR3_CK_P ,
71     output   HPS_DDR3_CS_N ,
72     output [3:0] HPS_DDR3_DM ,
73     inout [31:0] HPS_DDR3_DQ ,
74     inout [3:0]  HPS_DDR3_DQS_N ,
75     inout [3:0]  HPS_DDR3_DQS_P ,
76     output   HPS_DDR3_ODT ,
77     output   HPS_DDR3_RAS_N ,
78     output   HPS_DDR3_RESET_N ,
79     input    HPS_DDR3_RZQ ,
80     output   HPS_DDR3_WE_N ,
81     output   HPS_ENET_GTX_CLK ,
82     inout   HPS_ENET_INT_N ,
83     output   HPS_ENET_MDC ,
84     inout   HPS_ENET_MDIO ,
85     input   HPS_ENET_RX_CLK ,
86     input [3:0] HPS_ENET_RX_DATA ,
87     input   HPS_ENET_RX_DV ,
88     output [3:0] HPS_ENET_TX_DATA ,
89     output   HPS_ENET_TX_EN ,
90     inout   HPS_GSENSOR_INT ,
91     inout   HPS_I2C1_SCLK ,
92     inout   HPS_I2C1_SDAT ,
93     inout   HPS_I2C2_SCLK ,
94     inout   HPS_I2C2_SDAT ,
95     inout   HPS_I2C_CONTROL ,
96     inout   HPS_KEY ,
97     inout   HPS_LED ,
98     inout   HPS_LTC_GPIO ,
99     output   HPS_SD_CLK ,
100    inout   HPS_SD_CMD ,
101    inout [3:0] HPS_SD_DATA ,
102    output   HPS_SPIM_CLK ,
103    input   HPS_SPIM_MISO ,
104    output   HPS_SPIM_MOSI ,
105    inout   HPS_SPIM_SS ,
106    input   HPS_UART_RX ,
107    output   HPS_UART_TX ,
108    input   HPS_USB_CLKOUT ,
109    inout [7:0] HPS_USB_DATA ,
110    input   HPS_USB_DIR ,
111    input   HPS_USB_NXT ,
112    output   HPS_USB_STP ,
113
114    ////////// IRDA //////////
115    input   IRDA_RXD ,

```

```

116     output            IRDA_TXD ,
117
118     //////////// KEY ////////////
119     input   [3:0]    KEY ,
120
121     //////////// LEDR ////////////
122     output   [9:0]   LEDR ,
123
124     //////////// PS2 ////////////
125     inout    PS2_CLK ,
126     inout    PS2_CLK2 ,
127     inout    PS2_DAT ,
128     inout    PS2_DAT2 ,
129
130     //////////// SW ////////////
131     input   [9:0]   SW ,
132
133     //////////// TD ////////////
134     input    TD_CLK27 ,
135     input   [7:0]   TD_DATA ,
136     input    TD_HS ,
137     output   TD_RESET_N ,
138     input    TD_VS ,
139
140     //////////// VGA ////////////
141     output   [7:0]   VGA_B ,
142     output    VGA_BLANK_N ,
143     output    VGA_CLK ,
144     output   [7:0]   VGA_G ,
145     output    VGA_HS ,
146     output   [7:0]   VGA_R ,
147     output    VGA_SYNC_N ,
148     output    VGA_VS
149 );
150
151 soc_system soc_system0(
152     .clk_clk           ( CLOCK_50 ),
153     .reset_reset_n    ( 1'b1 ),
154
155     .hps_ddr3_mem_a    ( HPS_DDR3_ADDR ),
156     .hps_ddr3_mem_ba   ( HPS_DDR3_BA ),
157     .hps_ddr3_mem_ck   ( HPS_DDR3_CK_P ),
158     .hps_ddr3_mem_ck_n ( HPS_DDR3_CK_N ),
159     .hps_ddr3_mem_cke  ( HPS_DDR3_CKE ),
160     .hps_ddr3_mem_cs_n ( HPS_DDR3_CS_N ),
161     .hps_ddr3_mem_ras_n ( HPS_DDR3_RAS_N ),
162     .hps_ddr3_mem_cas_n ( HPS_DDR3_CAS_N ),
163     .hps_ddr3_mem_we_n ( HPS_DDR3_WE_N ),
164     .hps_ddr3_mem_reset_n ( HPS_DDR3_RESET_N ),
165     .hps_ddr3_mem_dq   ( HPS_DDR3_DQ ),
166     .hps_ddr3_mem_dqs  ( HPS_DDR3_DQS_P ),
167     .hps_ddr3_mem_dqs_n ( HPS_DDR3_DQS_N ),
168     .hps_ddr3_mem_odt  ( HPS_DDR3_ODT ),
169     .hps_ddr3_mem_dm   ( HPS_DDR3_DM ),
170     .hps_ddr3_oct_rzqin ( HPS_DDR3_RZQ ),
171
172     .hps_hps_io_emac1_inst_TX_CLK ( HPS_ENET_GTX_CLK ),
173     .hps_hps_io_emac1_inst_TXD0  ( HPS_ENET_TX_DATA [0] ),
174     .hps_hps_io_emac1_inst_TXD1  ( HPS_ENET_TX_DATA [1] ),

```

```

175 .hps_hps_io_emac1_inst_TXD2 ( HPS_ENET_TX_DATA [2] ),
176 .hps_hps_io_emac1_inst_TXD3 ( HPS_ENET_TX_DATA [3] ),
177 .hps_hps_io_emac1_inst_RXD0 ( HPS_ENET_RX_DATA [0] ),
178 .hps_hps_io_emac1_inst_MDIO ( HPS_ENET_MDIO ),
179 .hps_hps_io_emac1_inst_MDC ( HPS_ENET_MDC ),
180 .hps_hps_io_emac1_inst_RX_CTL ( HPS_ENET_RX_DV ),
181 .hps_hps_io_emac1_inst_TX_CTL ( HPS_ENET_TX_EN ),
182 .hps_hps_io_emac1_inst_RX_CLK ( HPS_ENET_RX_CLK ),
183 .hps_hps_io_emac1_inst_RXD1 ( HPS_ENET_RX_DATA [1] ),
184 .hps_hps_io_emac1_inst_RXD2 ( HPS_ENET_RX_DATA [2] ),
185 .hps_hps_io_emac1_inst_RXD3 ( HPS_ENET_RX_DATA [3] ),
186
187 .hps_hps_io_sdio_inst_CMD ( HPS_SD_CMD ),
188 .hps_hps_io_sdio_inst_D0 ( HPS_SD_DATA [0] ),
189 .hps_hps_io_sdio_inst_D1 ( HPS_SD_DATA [1] ),
190 .hps_hps_io_sdio_inst_CLK ( HPS_SD_CLK ),
191 .hps_hps_io_sdio_inst_D2 ( HPS_SD_DATA [2] ),
192 .hps_hps_io_sdio_inst_D3 ( HPS_SD_DATA [3] ),
193
194 .hps_hps_io_usb1_inst_D0 ( HPS_USB_DATA [0] ),
195 .hps_hps_io_usb1_inst_D1 ( HPS_USB_DATA [1] ),
196 .hps_hps_io_usb1_inst_D2 ( HPS_USB_DATA [2] ),
197 .hps_hps_io_usb1_inst_D3 ( HPS_USB_DATA [3] ),
198 .hps_hps_io_usb1_inst_D4 ( HPS_USB_DATA [4] ),
199 .hps_hps_io_usb1_inst_D5 ( HPS_USB_DATA [5] ),
200 .hps_hps_io_usb1_inst_D6 ( HPS_USB_DATA [6] ),
201 .hps_hps_io_usb1_inst_D7 ( HPS_USB_DATA [7] ),
202 .hps_hps_io_usb1_inst_CLK ( HPS_USB_CLKOUT ),
203 .hps_hps_io_usb1_inst_STP ( HPS_USB_STP ),
204 .hps_hps_io_usb1_inst_DIR ( HPS_USB_DIR ),
205 .hps_hps_io_usb1_inst_NXT ( HPS_USB_NXT ),
206
207 .hps_hps_io_spim1_inst_CLK ( HPS_SPIM_CLK ),
208 .hps_hps_io_spim1_inst_MOSI ( HPS_SPIM_MOSI ),
209 .hps_hps_io_spim1_inst_MISO ( HPS_SPIM_MISO ),
210 .hps_hps_io_spim1_inst_SS0 ( HPS_SPIM_SS ),
211
212 .hps_hps_io_uart0_inst_RX ( HPS_UART_RX ),
213 .hps_hps_io_uart0_inst_TX ( HPS_UART_TX ),
214
215 .hps_hps_io_i2c0_inst_SDA ( HPS_I2C1_SDAT ),
216 .hps_hps_io_i2c0_inst_SCL ( HPS_I2C1_SCLK ),
217 .hps_hps_io_i2c1_inst_SDA ( HPS_I2C2_SDAT ),
218 .hps_hps_io_i2c1_inst_SCL ( HPS_I2C2_SCLK ),
219
220 .hps_hps_io_gpio_inst_GPI009 ( HPS_CONV_USB_N ),
221 .hps_hps_io_gpio_inst_GPI035 ( HPS_ENET_INT_N ),
222 .hps_hps_io_gpio_inst_GPI040 ( HPS_LTC_GPIO ),
223 .hps_hps_io_gpio_inst_GPI048 ( HPS_I2C_CONTROL ),
224 .hps_hps_io_gpio_inst_GPI053 ( HPS_LED ),
225 .hps_hps_io_gpio_inst_GPI054 ( HPS_KEY ),
226 .hps_hps_io_gpio_inst_GPI061 ( HPS_GSENSOR_INT ),
227
228 // VGA conduit from custom game_peripheral
229 .vga_r (VGA_R),
230 .vga_g (VGA_G),
231 .vga_b (VGA_B),
232 .vga_clk (VGA_CLK),
233 .vga_hs (VGA_HS),

```

```
234     .vga_vs      (VGA_VS),
235     .vga_blank_n (VGA_BLANK_N),
236     .vga_sync_n  (VGA_SYNC_N)
237 );
238
239 // Quiet "no driver" warnings for the unused board peripherals.
240 assign ADC_CS_N    = SW[1] ? SW[0] : 1'bZ;
241 assign ADC_DIN    = SW[0];
242 assign ADC_SCLK   = SW[0];
243
244 assign AUD_ADCLRCK = SW[1] ? SW[0] : 1'bZ;
245 assign AUD_BCLK   = SW[1] ? SW[0] : 1'bZ;
246 assign AUD_DACDAT = SW[0];
247 assign AUD_DACLCK = SW[1] ? SW[0] : 1'bZ;
248 assign AUD_XCK    = SW[0];
249
250 assign DRAM_ADDR  = { 13{ SW[0] } };
251 assign DRAM_BA    = { 2{ SW[0] } };
252 assign DRAM_DQ    = SW[1] ? { 16{ SW[0] } } : { 16{ 1'bZ } };
253 assign {DRAM_CAS_N, DRAM_CKE, DRAM_CLK, DRAM_CS_N,
254        DRAM_LDQM, DRAM_RAS_N, DRAM_UDQM, DRAM_WE_N} = { 8{SW[0]} };
255
256 assign FAN_CTRL   = SW[0];
257 assign FPGA_I2C_SCLK = SW[0];
258 assign FPGA_I2C_SDAT = SW[1] ? SW[0] : 1'bZ;
259
260 assign GPIO_0 = SW[1] ? { 36{ SW[0] } } : { 36{ 1'bZ } };
261 assign GPIO_1 = SW[1] ? { 36{ SW[0] } } : { 36{ 1'bZ } };
262
263 assign HEX0 = { 7{ SW[1] } };
264 assign HEX1 = { 7{ SW[2] } };
265 assign HEX2 = { 7{ SW[3] } };
266 assign HEX3 = { 7{ SW[4] } };
267 assign HEX4 = { 7{ SW[5] } };
268 assign HEX5 = { 7{ SW[6] } };
269
270 assign IRDA_TXD = SW[0];
271 assign LEDR     = { 10{SW[7]} };
272
273 assign PS2_CLK  = SW[1] ? SW[0] : 1'bZ;
274 assign PS2_CLK2 = SW[1] ? SW[0] : 1'bZ;
275 assign PS2_DAT  = SW[1] ? SW[0] : 1'bZ;
276 assign PS2_DAT2 = SW[1] ? SW[0] : 1'bZ;
277
278 assign TD_RESET_N = SW[0];
279
280 endmodule
```

## A.4 Hardware: game\_peripheral\_hw.tcl

```

1 # TCL file describing the game_peripheral component to Platform Designer.
2 # Mirrors lab3/vga_ball_hw.tcl but with a 32-bit Avalon-MM slave and the
3 # four-bit register-file address bus.
4
5 package require -exact qsys 16.1
6
7 # -----
8 # module game_peripheral
9 # -----
10 set_module_property DESCRIPTION ""
11 set_module_property NAME game_peripheral
12 set_module_property VERSION 1.0
13 set_module_property INTERNAL false
14 set_module_property OPAQUE_ADDRESS_MAP true
15 set_module_property AUTHOR ""
16 set_module_property DISPLAY_NAME "Maze Chase Game Peripheral"
17 set_module_property INSTANTIATE_IN_SYSTEM_MODULE true
18 set_module_property EDITABLE true
19 set_module_property REPORT_TO_TALKBACK false
20 set_module_property ALLOW_GREYBOX_GENERATION false
21 set_module_property REPORT_HIERARCHY false
22
23 set_module_assignment embeddedsw.dts.vendor "csee4840"
24 set_module_assignment embeddedsw.dts.name "game_peripheral"
25 set_module_assignment embeddedsw.dts.group "game"
26
27 # -----
28 # file sets
29 # -----
30 add_fileset QUARTUS_SYNTH QUARTUS_SYNTH "" ""
31 set_fileset_property QUARTUS_SYNTH TOP_LEVEL game_peripheral
32 set_fileset_property QUARTUS_SYNTH ENABLE_RELATIVE_INCLUDE_PATHS false
33 set_fileset_property QUARTUS_SYNTH ENABLE_FILE_OVERWRITE_MODE false
34 add_fileset_file game_peripheral.sv SYSTEM_VERILOG PATH game_peripheral.sv
35 TOP_LEVEL_FILE
36 add_fileset_file maze.hex OTHER PATH maze.hex
37 add_fileset_file evader.hex OTHER PATH evader.hex
38 add_fileset_file ghost0.hex OTHER PATH ghost0.hex
39 add_fileset_file ghost1.hex OTHER PATH ghost1.hex
40
41 # -----
42 # clock
43 # -----
44 add_interface clock clock end
45 set_interface_property clock clockRate 0
46 set_interface_property clock ENABLED true
47 add_interface_port clock clk clk Input 1
48
49 # -----
50 # reset
51 # -----
52 add_interface reset reset end
53 set_interface_property reset associatedClock clock
54 set_interface_property reset synchronousEdges DEASSERT
55 set_interface_property reset ENABLED true
56 add_interface_port reset reset reset Input 1

```

```

56
57 # -----
58 # avalon_slave_0 (32-bit data, 16 words = 64 bytes)
59 # -----
60 add_interface avalon_slave_0 avalon end
61 set_interface_property avalon_slave_0 addressUnits WORDS
62 set_interface_property avalon_slave_0 associatedClock clock
63 set_interface_property avalon_slave_0 associatedReset reset
64 set_interface_property avalon_slave_0 bitsPerSymbol 8
65 set_interface_property avalon_slave_0 burstOnBurstBoundariesOnly false
66 set_interface_property avalon_slave_0 burstcountUnits WORDS
67 set_interface_property avalon_slave_0 explicitAddressSpan 0
68 set_interface_property avalon_slave_0 holdTime 0
69 set_interface_property avalon_slave_0 linewrapBursts false
70 set_interface_property avalon_slave_0 maximumPendingReadTransactions 0
71 set_interface_property avalon_slave_0 maximumPendingWriteTransactions 0
72 set_interface_property avalon_slave_0 readLatency 0
73 set_interface_property avalon_slave_0 readWaitTime 1
74 set_interface_property avalon_slave_0 setupTime 0
75 set_interface_property avalon_slave_0 timingUnits Cycles
76 set_interface_property avalon_slave_0 writeWaitTime 0
77 set_interface_property avalon_slave_0 ENABLED true
78
79 add_interface_port avalon_slave_0 writedata writedata Input 32
80 add_interface_port avalon_slave_0 readdata readdata Output 32
81 add_interface_port avalon_slave_0 write write Input 1
82 add_interface_port avalon_slave_0 read read Input 1
83 add_interface_port avalon_slave_0 chipselect chipselect Input 1
84 add_interface_port avalon_slave_0 address address Input 4
85
86 set_interface_assignment avalon_slave_0 embeddedsw.configuration.isFlash
87 0
88 set_interface_assignment avalon_slave_0 embeddedsw.configuration.isMemoryDevice
89 0
90 set_interface_assignment avalon_slave_0
91 embeddedsw.configuration.isNonVolatileStorage 0
92 set_interface_assignment avalon_slave_0
93 embeddedsw.configuration.isPrintableDevice 0
94
95 # -----
96 # vga conduit
97 # -----
98
99 add_interface vga conduit end
100 set_interface_property vga associatedClock clock
101 set_interface_property vga associatedReset ""
102 set_interface_property vga ENABLED true
103
104 add_interface_port vga VGA_R r Output 8
105 add_interface_port vga VGA_G g Output 8
106 add_interface_port vga VGA_B b Output 8
107 add_interface_port vga VGA_CLK clk Output 1
108 add_interface_port vga VGA_HS hs Output 1
109 add_interface_port vga VGA_VS vs Output 1
110 add_interface_port vga VGA_BLANK_n blank_n Output 1
111 add_interface_port vga VGA_SYNC_n sync_n Output 1

```

## A.5 Hardware: gen\_mif.py

```

1  #!/usr/bin/env python3
2  """gen_mif.py - build the ROM init files used by the Maze Chase Game.
3
4  Outputs (written next to this script):
5      maze.mif / maze.hex           600 x 3-bit Maze ROM
6      evader.mif / evader.hex     256 x 3-bit Evader sprite
7      ghost0.mif / ghost0.hex      256 x 3-bit Ghost 0 sprite
8      ghost1.mif / ghost1.hex      256 x 3-bit Ghost 1 sprite
9      maze_data.h                  C header consumed by the HPS app
10
11 The .mif files are picked up by Quartus altsyncram instantiation; the
12 .hex files exist so that $readmemh in the SystemVerilog ROMs works
13 identically inside simulators that do not parse .mif.
14
15 Cell encoding (matches game_peripheral.sv):
16     0 wall  1 path  2 special  3 gate
17
18 The maze layout is a hand-authored 30x20 grid that satisfies the
19 constraints from the design document:
20     - 6 special tiles at (3,2) (26,2) (3,10) (26,10) (14,17) (17,17)
21     - Gate tile at (15,1)
22     - Outer border wall
23     - All special tiles reachable from the Evader's spawn at (15,10)
24 """
25
26 import os
27 from collections import deque
28
29 # -----
30 # Maze layout (30 cols x 20 rows) - programmatically built.
31 # * Outer border = wall
32 # * Irregular interior wall pattern (more random feel than the old
33 #   uniform pillar grid) - hand-authored but verified at build time.
34 # * Special tiles forced at design-spec coordinates
35 # * Gate forced at design-spec coordinate
36 # -----
37 COLS = 30
38 ROWS = 20
39
40 # Inner-wall mask: 'W' means "place a wall here" before specials/gate are
41 # stamped on top. '.' (or anything that is not 'W') means leave the cell
42 # as path. Row 0, row 1 and row ROWS-1 are overwritten by build_maze()
43 # (outer border + gate row), so the contents of those rows in the mask
44 # are ignored.
45 #
46 # Columns: 0           1           2
47 #           0123456789012345678901234567890
48 WALL_MASK = [
49     ".....", # 0
50     ".....", # 1
51     ".....", # 2   open corridor (specials at 3, 26)
52     ".W.WW.W.W.W.WW.W.W.WW.W.W.WW.", # 3
53     ".W.W.W.W.W.W.W.W.W.W.W.W.W.W.", # 4
54     ".WW.W.W.WWW.W.W.WW.W.W.WW.W.", # 5
55     "....W.W....W.W...W.W....", # 6
56     ".WWW.W.WWWW.W.WWW.W.W.W.WWW.", # 7

```

```

57     "..W...W.....W.W...W.W.W...W.", # 8
58     "..W.WWW.WWW.W.WWW.W.W.W.WWW.W.", # 9
59     ".....", # 10 open corridor (specials at 3, 26)
60     "..W.WWW.W.WW.W.WW.W.WWW.W.WW.W", # 11
61     "..W...W.W..W.W..W.W..W.W..W.W", # 12
62     "..WWW.W.WW.W.WW.W.WWW.W.WW.W.W", # 13
63     "...W.W..W.W.W..W....W..W....", # 14
64     "..W.W.WWW.W.W.WWWW.WWWW.W.WWW.", # 15
65     "..W.W...W.W.W....W....W.W...W.", # 16
66     "..W.WWW.W.W.WWW.WWW.W.W.W.W.W.", # 17
67     ".....", # 18 open corridor (specials at 14, 17)
68     ".....", # 19
69 ]
70
71
72 def build_maze():
73     """Returns the 20x30 maze grid prior to placing specials/gate."""
74     maze = [[1] * COLS for _ in range(ROWS)]
75     # Outer wall
76     for c in range(COLS):
77         maze[0][c] = 0
78         maze[ROWS - 1][c] = 0
79     for r in range(ROWS):
80         maze[r][0] = 0
81         maze[r][COLS - 1] = 0
82     # Inner walls from the mask
83     for r, row in enumerate(WALL_MASK):
84         for c, ch in enumerate(row[:COLS].ljust(COLS, ".")):
85             if ch == "W":
86                 maze[r][c] = 0
87     # Row 1 is solid wall *except* at the gate column (force later)
88     for c in range(COLS):
89         maze[1][c] = 0
90     return maze
91
92
93 def force_special(maze, specials):
94     for col, row in specials:
95         maze[row][col] = 2
96
97
98 def force_gate(maze, gate):
99     col, row = gate
100     maze[row][col] = 3
101
102
103 SPECIALS = [(3, 2), (26, 2), (3, 10), (26, 10), (14, 17), (17, 17)]
104 GATE = (15, 1)
105
106 # Cells that MUST be reachable from the evader's spawn through non-wall
107 # cells. The gate itself is reached from (15, 2); the gate cell is path
108 # only after gate_open, so we instead require (15, 2) to be a path.
109 EVADER_START = (15, 10)
110 GHOST_STARTS = [(1, 2), (28, 2)]
111 GATE_NEIGHBOR = (15, 2)
112 REACHABILITY_TARGETS = SPECIALS + GHOST_STARTS + [GATE_NEIGHBOR]
113
114
115 def bfs_reachable(maze, start):

```

```

116     """Return the set of (col, row) reachable from start via non-wall cells."""
117     visited = {start}
118     q = deque([start])
119     while q:
120         c, r = q.popleft()
121         for dc, dr in ((0, -1), (0, 1), (-1, 0), (1, 0)):
122             nc, nr = c + dc, r + dr
123             if 0 <= nc < COLS and 0 <= nr < ROWS and (nc, nr) not in visited \
124                 and maze[nr][nc] != 0:
125                 visited.add((nc, nr))
126                 q.append((nc, nr))
127     return visited
128
129
130 def carve_to(maze, start, target):
131     """If target is unreachable, knock walls along the straight-line path
132     between start and target so that target becomes reachable. Used as a
133     safety net so the maze is always playable even if the WALL_MASK above
134     accidentally seals off a critical cell."""
135     sc, sr = start
136     tc, tr = target
137     # Walk col first, then row. Any wall we hit on the way becomes path.
138     c = sc
139     while c != tc:
140         c += 1 if tc > c else -1
141         if maze[sr][c] == 0:
142             maze[sr][c] = 1
143     r = sr
144     while r != tr:
145         r += 1 if tr > r else -1
146         if maze[r][tc] == 0:
147             maze[r][tc] = 1
148
149
150 def ensure_connectivity(maze):
151     """BFS from EVADER_START; carve corridors to any critical cell that
152     isn't reachable. Repeats until everything is connected."""
153     for _ in range(8):
154         reachable = bfs_reachable(maze, EVADER_START)
155         missing = [p for p in REACHABILITY_TARGETS if p not in reachable]
156         if not missing:
157             return
158         for tgt in missing:
159             carve_to(maze, EVADER_START, tgt)
160     raise RuntimeError("Could not reach all critical cells from evader start")
161
162
163 def parse_maze():
164     maze = build_maze()
165     # Stamp specials and gate FIRST so the connectivity check sees them as
166     # path-equivalent cells (anything != 0 is treated as walkable).
167     force_special(maze, SPECIALS)
168     force_gate(maze, GATE)
169     ensure_connectivity(maze)
170     return maze
171
172
173 # -----
174 # 16x16 sprites

```

```

175 # Each is a list of 16 strings, 16 chars each.
176 # Character meaning (matches palette() in game_peripheral.sv):
177 #   '.' = 0 transparent
178 #   '1' = white
179 #   '2' = evader body (gold)
180 #   '3' = evader outline (red-brown)
181 #   '4' = ghost0 body (blue)
182 #   '5' = ghost0 outline (dark blue)
183 #   '6' = ghost1 body (red)
184 #   '7' = ghost1 outline (dark red)
185 # -----
186 EVADER = [
187     ".....",
188     "....333333.....",
189     "...32222223....",
190     "...3222222223...",
191     "..322221122223..",
192     "..322211112223..",
193     "..322111111223..",
194     "..321111111123..",
195     "..321111111123..",
196     "..3221111111223..",
197     "..322211112223..",
198     "..322221122223..",
199     "...322222223...",
200     "....3222223....",
201     ".....333333.....",
202     ".....",
203 ]
204
205 GHOST0 = [
206     ".....",
207     "...555555.....",
208     "...54444445.....",
209     "...5444444445....",
210     "...5441441445....",
211     "...5411111145....",
212     "...5411111145....",
213     "...5444444445....",
214     "...5444444445....",
215     "...5444444445....",
216     "...5444444445....",
217     "...5444444445....",
218     "...5454545455....",
219     "...5454545455....",
220     "...545454545....",
221     ".....",
222 ]
223
224 GHOST1 = [
225     ".....",
226     "...777777.....",
227     "...76666667.....",
228     "...7666666667....",
229     "...7661661667....",
230     "...7611111167....",
231     "...7611111167....",
232     "...7666666667....",
233     "...7666666667....",

```

```

234     "..7666666667....",
235     "..7666666667....",
236     "..7666666667....",
237     "..7676767677....",
238     "..7676767677....",
239     "...767676767....",
240     ".....",
241 ]
242
243
244 def parse_sprite(pixels):
245     out = []
246     assert len(pixels) == 16
247     for row in pixels:
248         row = row[:16].ljust(16, ".")
249         for ch in row:
250             if ch == ".":
251                 out.append(0)
252             else:
253                 out.append(int(ch, 16))
254     assert len(out) == 256
255     return out
256
257
258 # -----
259 # Writers
260 # -----
261 def write_mif(path, data, width, depth):
262     with open(path, "w") as f:
263         f.write(f"WIDTH={width};\nDEPTH={depth};\n")
264         f.write("ADDRESS_RADIX=UNS;\nDATA_RADIX=UNS;\nCONTENT BEGIN\n")
265         for i, v in enumerate(data):
266             f.write(f" {i}\t:  {v};\n")
267         f.write("END;\n")
268
269
270 def write_hex(path, data):
271     # one nibble per line is enough for 3-bit values; readmemh tolerates this
272     with open(path, "w") as f:
273         for v in data:
274             f.write(f"{v:x}\n")
275
276
277 def write_c_header(path, maze):
278     with open(path, "w") as f:
279         f.write("/* Auto-generated by gen_mif.py - do not edit */\n")
280         f.write("#ifndef MAZE_DATA_H\n#define MAZE_DATA_H\n\n")
281         f.write("#define MAZE_COLS 30\n")
282         f.write("#define MAZE_ROWS 20\n\n")
283         f.write("static const unsigned char maze_data[MAZE_ROWS][MAZE_COLS] =\n")
284             f.write("    {\n")
285             f.write("        { " + ", ".join(str(v) for v in row) + " },\n")
286         f.write("};\n\n#endif\n")
287
288
289 def main():
290     here = os.path.dirname(os.path.abspath(__file__))
291     maze = parse_maze()

```

```
292 flat = [v for row in maze for v in row]
293 write_mif(os.path.join(here, "maze.mif"), flat, 3, 600)
294 write_hex(os.path.join(here, "maze.hex"), flat)
295
296 for name, sprite in [("evader", EVADER),
297                     ("ghost0", GHOST0),
298                     ("ghost1", GHOST1)]:
299     data = parse_sprite(sprite)
300     write_mif(os.path.join(here, f"{name}.mif"), data, 3, 256)
301     write_hex(os.path.join(here, f"{name}.hex"), data)
302
303     # Maze data header for the HPS C application
304     sw_dir = os.path.abspath(os.path.join(here, "..", "final_project-sw"))
305     if os.path.isdir(sw_dir):
306         write_c_header(os.path.join(sw_dir, "maze_data.h"), maze)
307     write_c_header(os.path.join(here, "maze_data.h"), maze)
308
309     print("Generated:")
310     for fn in ("maze.mif", "maze.hex", "evader.mif", "evader.hex",
311             "ghost0.mif", "ghost0.hex", "ghost1.mif", "ghost1.hex",
312             "maze_data.h"):
313         print(" ", fn)
314
315
316 if __name__ == "__main__":
317     main()
```

## A.6 Hardware: Makefile

```

1 # =====
2 # Hardware Makefile - Maze Chase Game (DE1-SoC)
3 #
4 # Mirrors lab3/lab3-hw/Makefile but with the new peripheral / source
5 # files. Run 'make project' first to bootstrap Quartus, then 'make
6 # qsys', 'make quartus', 'make rbf', etc.
7 # =====
8 SYSTEM    = soc_system
9
10 TCL       = $(SYSTEM).tcl
11 QSYS      = $(SYSTEM).qsys
12 SOPCINFO  = $(SYSTEM).sopcinfo
13 QIP       = $(SYSTEM)/synthesis/$(SYSTEM).qip
14 HPS_PIN_TCL = $(SYSTEM)/synthesis/submodules/hps_sdram_p0_pin_assignments.tcl
15 HPS_PIN_MAP = hps_sdram_p0_all_pins.txt
16 QPF       = $(SYSTEM).qpf
17 QSF       = $(SYSTEM).qsf
18 SDC       = $(SYSTEM).sdc
19 SRF       = $(SYSTEM).srf
20
21 BOARD_INFO = $(SYSTEM)_board_info.xml
22 DTS        = $(SYSTEM).dts
23 DTB        = $(SYSTEM).dtb
24
25 SOF = output_files/$(SYSTEM).sof
26 RBF = output_files/$(SYSTEM).rbf
27
28 # ROM init files - regenerated by gen_mif.py.
29 ROM_FILES = maze.mif maze.hex \
30             evader.mif evader.hex \
31             ghost0.mif ghost0.hex \
32             ghost1.mif ghost1.hex \
33             maze_data.h
34
35 TARFILES = Makefile \
36           $(TCL) \
37           $(QSYS) \
38           $(SYSTEM)_top.sv \
39           $(BOARD_INFO) \
40           $(SRF) \
41           game_peripheral.sv \
42           game_peripheral_hw.tcl \
43           gen_mif.py \
44           $(ROM_FILES)
45
46 TARFILE = final_project-hw.tar.gz
47
48 # -----
49 # ROM data generation
50 # -----
51 .PHONY: roms
52 roms: $(ROM_FILES)
53
54 $(ROM_FILES): gen_mif.py
55             python3 gen_mif.py
56

```

```

57 # -----
58 # project
59 # -----
60 .PHONY: project
61 project: $(QPF) $(QSF) $(SDC)
62
63 $(QPF) $(QSF) $(SDC) : $(TCL) $(HPS_PIN_TCL)
64     quartus_sh -t $(TCL)
65     quartus_map $(SYSTEM)
66     quartus_sta -t $(HPS_PIN_TCL) $(SYSTEM)
67
68 # -----
69 # qsys
70 # -----
71 .PHONY: qsys
72 qsys: $(SOPCINFO)
73
74 $(SOPCINFO) $(QIP) $(HPS_PIN_TCL) $(SYSTEM)/ : $(QSYS) $(ROM_FILES)
75     rm -rf $(SOPCINFO) $(SYSTEM)/
76     qsys-generate $(QSYS) --synthesis=VERILOG
77
78 # -----
79 # quartus
80 # -----
81 .PHONY: quartus
82 quartus: $(SOF)
83
84 $(SOF) $(HPS_PIN_MAP) : $(QIP) $(QPF) $(QSF) $(HPS_PIN_TCL)
85     quartus_sh --flow compile $(QPF)
86
87 # -----
88 # rbf - converts .sof to .rbf for SD-card-based programming
89 # -----
90 .PHONY: rbf
91 rbf: $(RBF)
92
93 $(RBF): $(SOF)
94     quartus_cpf -c $(SOF) $(RBF)
95
96 # -----
97 # dtb
98 # -----
99 .PHONY: dtb
100 dtb: $(DTB)
101
102 $(DTB): $(DTS)
103     @which dtc || (echo "dtc not found. Did you run embedded_command_shell.sh?";
104     exit 1)
105     dtc -I dts -O dtb -o $(DTB) $(DTS)
106
107 $(DTS) : $(SOPCINFO) $(BOARD_INFO)
108     @which sopc2dts || (echo "sopc2dts not found. Did you run
109     embedded_command_shell.sh?"; exit 1)
110     sopc2dts --input $(SOPCINFO) \
111     --output $(DTS) \
112     --type dts \
113     --board $(BOARD_INFO) \
114     --clocks

```

```
114 # -----
115 # tar
116 # -----
117 .phony: tar
118 tar: $(TARFILE)
119
120 $(TARFILE): $(TARFILES)
121     tar zcfC $(TARFILE) .. $(TARFILES:%=final_project-hw/%)
122
123 # -----
124 # clean
125 # -----
126 .PHONY: clean quartus-clean qsys-clean project-clean dtb-clean rom-clean
127 clean: quartus-clean qsys-clean project-clean dtb-clean rom-clean
128
129 project-clean:
130     rm -rf $(QPF) $(QSF) $(SDC)
131
132 qsys-clean:
133     rm -rf $(SOPCINFO) $(QIP) $(SYSTEM)/ .qsys_edit \
134         hps_isw_handoff/ hps_sdram_p0_summary.csv
135
136 quartus-clean:
137     rm -rf $(SOF) $(RBF) output_files db incremental_db $(SYSTEM).qdf \
138         c5_pin_model_dump.txt $(HPS_PIN_MAP)
139
140 dtb-clean:
141     rm -rf $(DTS) $(DTB)
142
143 rom-clean:
144     rm -f $(ROM_FILES)
```

## A.7 Hardware: soc\_system.tcl (Quartus project bring-up)

```
1 # Generate Quartus project files for the DE1-SoC board
2 #
3 # Stephen A. Edwards, Columbia University
4
5 # Invoke as
6 #
7 # quartus_sh -t soc_system.tcl
8
9 set project "soc_system"
10
11 # Top-level SystemVerilog file should be <project>_top.sv, with Verilog module
12 # <project>_top in it
13
14 set systemVerilogSource "${project}_top.sv"
15 set qip "${project}/synthesis/${project}.qip"
16
17 project_new $project -overwrite
18
19 foreach {name value} {
20     FAMILY "Cyclone V"
21     DEVICE 5CSEMA5F31C6
22
23     PROJECT_OUTPUT_DIRECTORY output_files
24
25     CYCLONEII_RESERVE_NCEO_AFTER_CONFIGURATION "USE AS REGULAR IO"
26
27     NUM_PARALLEL_PROCESSORS 4
28 } { set_global_assignment -name $name $value }
29
30 set_global_assignment -name TOP_LEVEL_ENTITY "${project}_top"
31
32 foreach filename $systemVerilogSource {
33     set_global_assignment -name SYSTEMVERILOG_FILE $filename
34 }
35
36 foreach filename $qip {
37     set_global_assignment -name QIP_FILE $filename
38 }
39
40 # FPGA pin assignments
41
42 foreach {pin port} {
43     PIN_AJ4 ADC_CS_N
44     PIN_AK4 ADC_DIN
45     PIN_AK3 ADC_DOUT
46     PIN_AK2 ADC_SCLK
47
48
49     PIN_K7 AUD_ADCDAT
50     PIN_K8 AUD_ADCLRCK
51     PIN_H7 AUD_BCLK
52     PIN_J7 AUD_DACDAT
53     PIN_H8 AUD_DACLK
54     PIN_G7 AUD_XCK
55
56     PIN_AA16 CLOCK2_50
```

```
57 PIN_Y26 CLOCK3_50
58 PIN_K14 CLOCK4_50
59 PIN_AF14 CLOCK_50
60
61 PIN_AK14 DRAM_ADDR [0]
62 PIN_AH14 DRAM_ADDR [1]
63 PIN_AG15 DRAM_ADDR [2]
64 PIN_AE14 DRAM_ADDR [3]
65 PIN_AB15 DRAM_ADDR [4]
66 PIN_AC14 DRAM_ADDR [5]
67 PIN_AD14 DRAM_ADDR [6]
68 PIN_AF15 DRAM_ADDR [7]
69 PIN_AH15 DRAM_ADDR [8]
70 PIN_AG13 DRAM_ADDR [9]
71 PIN_AG12 DRAM_ADDR [10]
72 PIN_AH13 DRAM_ADDR [11]
73 PIN_AJ14 DRAM_ADDR [12]
74 PIN_AF13 DRAM_BA [0]
75 PIN_AJ12 DRAM_BA [1]
76 PIN_AF11 DRAM_CAS_N
77 PIN_AK13 DRAM_CKE
78 PIN_AH12 DRAM_CLK
79 PIN_AG11 DRAM_CS_N
80 PIN_AK6 DRAM_DQ [0]
81 PIN_AJ7 DRAM_DQ [1]
82 PIN_AK7 DRAM_DQ [2]
83 PIN_AK8 DRAM_DQ [3]
84 PIN_AK9 DRAM_DQ [4]
85 PIN_AG10 DRAM_DQ [5]
86 PIN_AK11 DRAM_DQ [6]
87 PIN_AJ11 DRAM_DQ [7]
88 PIN_AH10 DRAM_DQ [8]
89 PIN_AJ10 DRAM_DQ [9]
90 PIN_AJ9 DRAM_DQ [10]
91 PIN_AH9 DRAM_DQ [11]
92 PIN_AH8 DRAM_DQ [12]
93 PIN_AH7 DRAM_DQ [13]
94 PIN_AJ6 DRAM_DQ [14]
95 PIN_AJ5 DRAM_DQ [15]
96 PIN_AB13 DRAM_LDQM
97 PIN_AE13 DRAM_RAS_N
98 PIN_AK12 DRAM_UDQM
99 PIN_AA13 DRAM_WE_N
100
101 PIN_AA12 FAN_CTRL
102
103 PIN_J12 FPGA_I2C_SCLK
104 PIN_K12 FPGA_I2C_SDAT
105
106 PIN_AC18 GPIO_0 [0]
107 PIN_Y17 GPIO_0 [1]
108 PIN_AD17 GPIO_0 [2]
109 PIN_Y18 GPIO_0 [3]
110 PIN_AK16 GPIO_0 [4]
111 PIN_AK18 GPIO_0 [5]
112 PIN_AK19 GPIO_0 [6]
113 PIN_AJ19 GPIO_0 [7]
114 PIN_AJ17 GPIO_0 [8]
115 PIN_AJ16 GPIO_0 [9]
```

```
116 PIN_AH18 GPIO_0 [10]
117 PIN_AH17 GPIO_0 [11]
118 PIN_AG16 GPIO_0 [12]
119 PIN_AE16 GPIO_0 [13]
120 PIN_AF16 GPIO_0 [14]
121 PIN_AG17 GPIO_0 [15]
122 PIN_AA18 GPIO_0 [16]
123 PIN_AA19 GPIO_0 [17]
124 PIN_AE17 GPIO_0 [18]
125 PIN_AC20 GPIO_0 [19]
126 PIN_AH19 GPIO_0 [20]
127 PIN_AJ20 GPIO_0 [21]
128 PIN_AH20 GPIO_0 [22]
129 PIN_AK21 GPIO_0 [23]
130 PIN_AD19 GPIO_0 [24]
131 PIN_AD20 GPIO_0 [25]
132 PIN_AE18 GPIO_0 [26]
133 PIN_AE19 GPIO_0 [27]
134 PIN_AF20 GPIO_0 [28]
135 PIN_AF21 GPIO_0 [29]
136 PIN_AF19 GPIO_0 [30]
137 PIN_AG21 GPIO_0 [31]
138 PIN_AF18 GPIO_0 [32]
139 PIN_AG20 GPIO_0 [33]
140 PIN_AG18 GPIO_0 [34]
141 PIN_AJ21 GPIO_0 [35]
142
143 PIN_AB17 GPIO_1 [0]
144 PIN_AA21 GPIO_1 [1]
145 PIN_AB21 GPIO_1 [2]
146 PIN_AC23 GPIO_1 [3]
147 PIN_AD24 GPIO_1 [4]
148 PIN_AE23 GPIO_1 [5]
149 PIN_AE24 GPIO_1 [6]
150 PIN_AF25 GPIO_1 [7]
151 PIN_AF26 GPIO_1 [8]
152 PIN_AG25 GPIO_1 [9]
153 PIN_AG26 GPIO_1 [10]
154 PIN_AH24 GPIO_1 [11]
155 PIN_AH27 GPIO_1 [12]
156 PIN_AJ27 GPIO_1 [13]
157 PIN_AK29 GPIO_1 [14]
158 PIN_AK28 GPIO_1 [15]
159 PIN_AK27 GPIO_1 [16]
160 PIN_AJ26 GPIO_1 [17]
161 PIN_AK26 GPIO_1 [18]
162 PIN_AH25 GPIO_1 [19]
163 PIN_AJ25 GPIO_1 [20]
164 PIN_AJ24 GPIO_1 [21]
165 PIN_AK24 GPIO_1 [22]
166 PIN_AG23 GPIO_1 [23]
167 PIN_AK23 GPIO_1 [24]
168 PIN_AH23 GPIO_1 [25]
169 PIN_AK22 GPIO_1 [26]
170 PIN_AJ22 GPIO_1 [27]
171 PIN_AH22 GPIO_1 [28]
172 PIN_AG22 GPIO_1 [29]
173 PIN_AF24 GPIO_1 [30]
174 PIN_AF23 GPIO_1 [31]
```

```
175 PIN_AE22 GPIO_1 [32]
176 PIN_AD21 GPIO_1 [33]
177 PIN_AA20 GPIO_1 [34]
178 PIN_AC22 GPIO_1 [35]
179
180 PIN_AE26 HEX0 [0]
181 PIN_AE27 HEX0 [1]
182 PIN_AE28 HEX0 [2]
183 PIN_AG27 HEX0 [3]
184 PIN_AF28 HEX0 [4]
185 PIN_AG28 HEX0 [5]
186 PIN_AH28 HEX0 [6]
187
188 PIN_AJ29 HEX1 [0]
189 PIN_AH29 HEX1 [1]
190 PIN_AH30 HEX1 [2]
191 PIN_AG30 HEX1 [3]
192 PIN_AF29 HEX1 [4]
193 PIN_AF30 HEX1 [5]
194 PIN_AD27 HEX1 [6]
195
196 PIN_AB23 HEX2 [0]
197 PIN_AE29 HEX2 [1]
198 PIN_AD29 HEX2 [2]
199 PIN_AC28 HEX2 [3]
200 PIN_AD30 HEX2 [4]
201 PIN_AC29 HEX2 [5]
202 PIN_AC30 HEX2 [6]
203
204 PIN_AD26 HEX3 [0]
205 PIN_AC27 HEX3 [1]
206 PIN_AD25 HEX3 [2]
207 PIN_AC25 HEX3 [3]
208 PIN_AB28 HEX3 [4]
209 PIN_AB25 HEX3 [5]
210 PIN_AB22 HEX3 [6]
211
212 PIN_AA24 HEX4 [0]
213 PIN_Y23 HEX4 [1]
214 PIN_Y24 HEX4 [2]
215 PIN_W22 HEX4 [3]
216 PIN_W24 HEX4 [4]
217 PIN_V23 HEX4 [5]
218 PIN_W25 HEX4 [6]
219
220 PIN_V25 HEX5 [0]
221 PIN_AA28 HEX5 [1]
222 PIN_Y27 HEX5 [2]
223 PIN_AB27 HEX5 [3]
224 PIN_AB26 HEX5 [4]
225 PIN_AA26 HEX5 [5]
226 PIN_AA25 HEX5 [6]
227
228 PIN_AA30 IRDA_RXD
229 PIN_AB30 IRDA_TXD
230
231 PIN_AA14 KEY [0]
232 PIN_AA15 KEY [1]
233 PIN_W15 KEY [2]
```

```
234 PIN_Y16 KEY [3]
235
236 PIN_V16 LEDR [0]
237 PIN_W16 LEDR [1]
238 PIN_V17 LEDR [2]
239 PIN_V18 LEDR [3]
240 PIN_W17 LEDR [4]
241 PIN_W19 LEDR [5]
242 PIN_Y19 LEDR [6]
243 PIN_W20 LEDR [7]
244 PIN_W21 LEDR [8]
245 PIN_Y21 LEDR [9]
246
247 PIN_AD7 PS2_CLK
248 PIN_AD9 PS2_CLK2
249 PIN_AE7 PS2_DAT
250 PIN_AE9 PS2_DAT2
251
252 PIN_AB12 SW [0]
253 PIN_AC12 SW [1]
254 PIN_AF9 SW [2]
255 PIN_AF10 SW [3]
256 PIN_AD11 SW [4]
257 PIN_AD12 SW [5]
258 PIN_AE11 SW [6]
259 PIN_AC9 SW [7]
260 PIN_AD10 SW [8]
261 PIN_AE12 SW [9]
262
263 PIN_H15 TD_CLK27
264 PIN_D2 TD_DATA [0]
265 PIN_B1 TD_DATA [1]
266 PIN_E2 TD_DATA [2]
267 PIN_B2 TD_DATA [3]
268 PIN_D1 TD_DATA [4]
269 PIN_E1 TD_DATA [5]
270 PIN_C2 TD_DATA [6]
271 PIN_B3 TD_DATA [7]
272 PIN_A5 TD_HS
273 PIN_F6 TD_RESET_N
274 PIN_A3 TD_VS
275
276 PIN_A13 VGA_R [0]
277 PIN_C13 VGA_R [1]
278 PIN_E13 VGA_R [2]
279 PIN_B12 VGA_R [3]
280 PIN_C12 VGA_R [4]
281 PIN_D12 VGA_R [5]
282 PIN_E12 VGA_R [6]
283 PIN_F13 VGA_R [7]
284
285 PIN_J9 VGA_G [0]
286 PIN_J10 VGA_G [1]
287 PIN_H12 VGA_G [2]
288 PIN_G10 VGA_G [3]
289 PIN_G11 VGA_G [4]
290 PIN_G12 VGA_G [5]
291 PIN_F11 VGA_G [6]
292 PIN_E11 VGA_G [7]
```

```
293
294     PIN_B13  VGA_B [0]
295     PIN_G13  VGA_B [1]
296     PIN_H13  VGA_B [2]
297     PIN_F14  VGA_B [3]
298     PIN_H14  VGA_B [4]
299     PIN_F15  VGA_B [5]
300     PIN_G15  VGA_B [6]
301     PIN_J14  VGA_B [7]
302
303     PIN_A11  VGA_CLK
304     PIN_B11  VGA_HS
305     PIN_D11  VGA_VS
306     PIN_F10  VGA_BLANK_N
307     PIN_C10  VGA_SYNC_N
308 } {
309     set_location_assignment $pin -to $port
310     set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to $port
311 }
312
313 # HPS assignments
314
315 # 3.3-V LVTTL pins
316 foreach port {
317     HPS_CONV_USB_N
318     HPS_ENET_GTX_CLK
319     HPS_ENET_INT_N
320     HPS_ENET_MDC
321     HPS_ENET_MDIO
322     HPS_ENET_RX_CLK
323     HPS_ENET_RX_DATA [0]
324     HPS_ENET_RX_DATA [1]
325     HPS_ENET_RX_DATA [2]
326     HPS_ENET_RX_DATA [3]
327     HPS_ENET_RX_DV
328     HPS_ENET_TX_DATA [0]
329     HPS_ENET_TX_DATA [1]
330     HPS_ENET_TX_DATA [2]
331     HPS_ENET_TX_DATA [3]
332     HPS_ENET_TX_EN
333     HPS_GSENSOR_INT
334     HPS_I2C1_SCLK
335     HPS_I2C1_SDAT
336     HPS_I2C2_SCLK
337     HPS_I2C2_SDAT
338     HPS_I2C_CONTROL
339     HPS_KEY
340     HPS_LED
341     HPS_LTC_GPIO
342     HPS_SD_CLK
343     HPS_SD_CMD
344     HPS_SD_DATA [0]
345     HPS_SD_DATA [1]
346     HPS_SD_DATA [2]
347     HPS_SD_DATA [3]
348     HPS_SPIM_CLK
349     HPS_SPIM_MISO
350     HPS_SPIM_MOSI
351     HPS_SPIM_SS
```

```
352     HPS_UART_RX
353     HPS_UART_TX
354     HPS_USB_CLKOUT
355     HPS_USB_DATA [0]
356     HPS_USB_DATA [1]
357     HPS_USB_DATA [2]
358     HPS_USB_DATA [3]
359     HPS_USB_DATA [4]
360     HPS_USB_DATA [5]
361     HPS_USB_DATA [6]
362     HPS_USB_DATA [7]
363     HPS_USB_DIR
364     HPS_USB_NXT
365     HPS_USB_STP
366 } {
367     set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to $port
368 }
369
370 # There are a lot of settings for the HPS_DDR3 interface not listed here.
371 # Instead, the
372 #
373 # soc_system/synthesis/submodules/hps_sdram_p0_pin_assignments.tcl
374 #
375 # script generated by qsys adds that information. However, quartus_map
376 # must be run before this .tcl script may run because the script
377 # relies on being able to look at the (HPS) netlist to determine which
378 # pins to constrain
379
380 set sdcFilename "${project}.sdc"
381
382 set_global_assignment -name SDC_FILE $sdcFilename
383
384 set sdcf [open $sdcFilename "w"]
385 puts $sdcf {
386     foreach {clock port} {
387         clock_50_1 CLOCK_50
388         clock_50_2 CLOCK2_50
389         clock_50_3 CLOCK3_50
390         clock_50_4 CLOCK4_50
391     } {
392         create_clock -name $clock -period 20ns [get_ports $port]
393     }
394
395     create_clock -name clock_27_1 -period 37 [get_ports TD_CLK27]
396
397     derive_pll_clocks -create_base_clocks
398     derive_clock_uncertainty
399 }
400 close $sdcf
401
402 project_close
```

## A.8 Software: game.h

```

1  /*
2  * game.h - shared interface between the kernel module and the
3  * user-space game application for the Maze Chase Game.
4  *
5  * Layout follows lab3/lab3-sw/vga_ball.h: ioctl numbers plus the
6  * argument structs that travel through them.
7  */
8
9  #ifndef _GAME_H
10 #define _GAME_H
11
12 #include <linux/ioctl.h>
13
14 #ifndef __KERNEL__
15 #include <stdint.h>
16 #else
17 #include <linux/types.h>
18 typedef __u8  uint8_t;
19 typedef __u32 uint32_t;
20 #endif
21
22 /* ----- */
23 /* Game-logic constants (mirror the Verilog parameters) */
24 /* ----- */
25 #define GAME_MAZE_COLS  30
26 #define GAME_MAZE_ROWS  20
27 #define GAME_NUM_TILES  6
28
29 #define GAME_CELL_WALL      0
30 #define GAME_CELL_PATH     1
31 #define GAME_CELL_SPECIAL  2
32 #define GAME_CELL_GATE     3
33
34 /* GAME_STATUS bit positions (also the bit layout of the FPGA register) */
35 #define GAME_BIT_GATE_OPEN  0x1
36 #define GAME_BIT_EVADER_WIN 0x2
37 #define GAME_BIT_GHOST_WIN  0x4
38 #define GAME_BIT_RESET     0x8
39
40 /* ----- */
41 /* Position type used by the ioctls */
42 /* ----- */
43 typedef struct {
44     uint8_t col;    /* 0 .. 29 */
45     uint8_t row;    /* 0 .. 19 */
46 } game_pos_t;
47
48 /* Snapshot of the writable portion of the game state. The user app
49 * sends this once per movement tick; the driver issues three 32-bit
50 * writes to the EVADER_POS / GHOST0_POS / GHOST1_POS registers, plus
51 * one optional write to GAME_STATUS. */
52 typedef struct {
53     game_pos_t evader;
54     game_pos_t ghost0;
55     game_pos_t ghost1;
56     uint32_t  game_status; /* see GAME_BIT_* above */

```

```
57     uint32_t    write_status;    /* 0 = leave GAME_STATUS untouched,
58                                     nonzero = write game_status field */
59 } game_write_t;
60
61 /* Snapshot of everything the FPGA reports back to the application. */
62 typedef struct {
63     uint32_t tile_status;        /* bits[5:0] activated flags */
64     uint32_t tile_time[GAME_NUM_TILES]; /* per-tile frame counts */
65     uint32_t game_status;       /* current GAME_STATUS reg */
66     uint32_t frame_count;       /* rolling 16-bit frame ctr */
67 } game_read_t;
68
69 /* ----- */
70 /* ioctls */
71 /* ----- */
72 #define GAME_MAGIC 'g'
73
74 #define GAME_WRITE_STATE _IOW (GAME_MAGIC, 1, game_write_t)
75 #define GAME_READ_STATE  _IOR (GAME_MAGIC, 2, game_read_t )
76 #define GAME_RESET_GAME  _IO  (GAME_MAGIC, 3)
77 #define GAME_WAIT_VSYNC  _IOR (GAME_MAGIC, 4, uint32_t)
78
79 #endif /* _GAME_H */
```

## A.9 Software: game.c (kernel module)

```

1  /*
2  * game.c - Linux kernel module for the Maze Chase Game peripheral.
3  *
4  * Modelled on lab3's vga_ball.c. Registers a misc character device
5  * called "game" and exposes four ioctls that read or write the 32-bit
6  * registers the FPGA exports at the Lightweight HPS-to-FPGA bridge
7  * (physical 0xFF200000 on the DE1-SoC).
8  */
9
10 #include <linux/module.h>
11 #include <linux/init.h>
12 #include <linux/errno.h>
13 #include <linux/version.h>
14 #include <linux/kernel.h>
15 #include <linux/platform_device.h>
16 #include <linux/miscdevice.h>
17 #include <linux/slab.h>
18 #include <linux/io.h>
19 #include <linux/of.h>
20 #include <linux/of_address.h>
21 #include <linux/fs.h>
22 #include <linux/uaccess.h>
23 #include <linux/delay.h>
24 #include "game.h"
25
26 #define DRIVER_NAME "game"
27
28 /* Byte offsets of each 32-bit register inside the BAR. */
29 #define REG_EVADER_POS    0x00
30 #define REG_GHOST0_POS    0x04
31 #define REG_GHOST1_POS    0x08
32 #define REG_TILE_STATUS  0x0C
33 #define REG_TILE0_TIME   0x10
34 #define REG_TILE1_TIME   0x14
35 #define REG_TILE2_TIME   0x18
36 #define REG_TILE3_TIME   0x1C
37 #define REG_TILE4_TIME   0x20
38 #define REG_TILE5_TIME   0x24
39 #define REG_GAME_STATUS  0x28
40 #define REG_FRAME_SYNC   0x2C
41
42 #define ENCODE_POS(col, row) (((uint32_t)(row) & 0x1F) << 5) | \
43                               ((uint32_t)(col) & 0x1F)
44
45 /*
46  * Information about our device
47  */
48 struct game_dev {
49     struct resource res;
50     void __iomem *virtbase;
51     game_write_t last_write;
52 } dev;
53
54 /* ----- */
55 /* Low-level register helpers */
56 /* ----- */

```

```

57 static inline void game_write_pos(uint32_t off, game_pos_t p)
58 {
59     iowrite32(ENCODE_POS(p.col, p.row), dev.virtbase + off);
60 }
61
62 static long do_write_state(const game_write_t *w)
63 {
64     game_write_pos(REG_EVADER_POS, w->evader);
65     game_write_pos(REG_GHOST0_POS, w->ghost0);
66     game_write_pos(REG_GHOST1_POS, w->ghost1);
67     if (w->write_status)
68         iowrite32(w->game_status & 0xF, dev.virtbase + REG_GAME_STATUS);
69     dev.last_write = *w;
70     return 0;
71 }
72
73 static long do_read_state(game_read_t *r)
74 {
75     int i;
76     r->tile_status = ioread32(dev.virtbase + REG_TILE_STATUS);
77     for (i = 0; i < GAME_NUM_TILES; i++)
78         r->tile_time[i] = ioread32(dev.virtbase + REG_TILEO_TIME + 4 * i);
79     r->game_status = ioread32(dev.virtbase + REG_GAME_STATUS);
80     r->frame_count = ioread32(dev.virtbase + REG_FRAME_SYNC) & 0xFFFF;
81     return 0;
82 }
83
84 static long do_reset_game(void)
85 {
86     /* GAME_RESET self-clears in hardware. Just pulse the bit. */
87     iowrite32(GAME_BIT_RESET, dev.virtbase + REG_GAME_STATUS);
88     return 0;
89 }
90
91 static long do_wait_vsync(uint32_t *out_frame)
92 {
93     uint32_t f0 = ioread32(dev.virtbase + REG_FRAME_SYNC) & 0xFFFF;
94     uint32_t f1 = f0;
95     int spins = 0;
96     /* Busy-poll until FRAME_COUNT changes. Worst case ~16.7 ms. */
97     while (f1 == f0) {
98         if ((++spins & 0xFFF) == 0)
99             cond_resched();
100         f1 = ioread32(dev.virtbase + REG_FRAME_SYNC) & 0xFFFF;
101     }
102     *out_frame = f1;
103     return 0;
104 }
105
106 /* ----- */
107 /* ioctl dispatch */
108 /* ----- */
109 static long game_ioctl(struct file *f, unsigned int cmd, unsigned long arg)
110 {
111     game_write_t w;
112     game_read_t r;
113     uint32_t frame;
114     long ret;
115

```

```

116     switch (cmd) {
117     case GAME_WRITE_STATE:
118         if (copy_from_user(&w, (void __user *)arg, sizeof(w)))
119             return -EFAULT;
120         ret = do_write_state(&w);
121         break;
122
123     case GAME_READ_STATE:
124         ret = do_read_state(&r);
125         if (ret == 0 && copy_to_user((void __user *)arg, &r, sizeof(r)))
126             return -EFAULT;
127         break;
128
129     case GAME_RESET_GAME:
130         ret = do_reset_game();
131         break;
132
133     case GAME_WAIT_VSYNC:
134         ret = do_wait_vsync(&frame);
135         if (ret == 0 && copy_to_user((void __user *)arg, &frame,
136                                     sizeof(frame)))
137             return -EFAULT;
138         break;
139
140     default:
141         return -EINVAL;
142     }
143     return ret;
144 }
145
146 static const struct file_operations game_fops = {
147     .owner          = THIS_MODULE,
148     .unlocked_ioctl = game_ioctl,
149 };
150
151 static struct miscdevice game_misc_device = {
152     .minor = MISC_DYNAMIC_MINOR,
153     .name  = DRIVER_NAME,
154     .fops  = &game_fops,
155 };
156
157 /* ----- */
158 /* Platform driver bind/unbind */
159 /* ----- */
160 static int __init game_probe(struct platform_device *pdev)
161 {
162     int ret;
163
164     ret = misc_register(&game_misc_device);
165     if (ret) {
166         pr_err(DRIVER_NAME ": misc_register failed\n");
167         return ret;
168     }
169
170     ret = of_address_to_resource(pdev->dev.of_node, 0, &dev.res);
171     if (ret) {
172         ret = -ENOENT;
173         goto out_deregister;
174     }

```

```

175
176     if (request_mem_region(dev.res.start, resource_size(&dev.res),
177                           DRIVER_NAME) == NULL) {
178         ret = -EBUSY;
179         goto out_deregister;
180     }
181
182     dev.virtbase = of_iomap(pdev->dev.of_node, 0);
183     if (dev.virtbase == NULL) {
184         ret = -ENOMEM;
185         goto out_release_mem_region;
186     }
187
188     /* Make sure the game is in a known state at module load. */
189     iowrite32(GAME_BIT_RESET, dev.virtbase + REG_GAME_STATUS);
190
191     pr_info(DRIVER_NAME ": probed at 0x%llx (size=%llu)\n",
192            (unsigned long long)dev.res.start,
193            (unsigned long long)resource_size(&dev.res));
194     return 0;
195
196 out_release_mem_region:
197     release_mem_region(dev.res.start, resource_size(&dev.res));
198 out_deregister:
199     misc_deregister(&game_misc_device);
200     return ret;
201 }
202
203 static int game_remove(struct platform_device *pdev)
204 {
205     iounmap(dev.virtbase);
206     release_mem_region(dev.res.start, resource_size(&dev.res));
207     misc_deregister(&game_misc_device);
208     return 0;
209 }
210
211 #ifdef CONFIG_OF
212 static const struct of_device_id game_of_match[] = {
213     { .compatible = "csee4840,game_peripheral-1.0" },
214     {}
215 };
216 MODULE_DEVICE_TABLE(of, game_of_match);
217 #endif
218
219 static struct platform_driver game_driver = {
220     .driver = {
221         .name           = DRIVER_NAME,
222         .owner          = THIS_MODULE,
223         .of_match_table = of_match_ptr(game_of_match),
224     },
225     .remove = __exit_p(game_remove),
226 };
227
228 static int __init game_init(void)
229 {
230     pr_info(DRIVER_NAME ": init\n");
231     return platform_driver_probe(&game_driver, game_probe);
232 }
233

```

```
234 static void __exit game_exit(void)
235 {
236     platform_driver_unregister(&game_driver);
237     pr_info(DRIVER_NAME ": exit\n");
238 }
239
240 module_init(game_init);
241 module_exit(game_exit);
242
243 MODULE_LICENSE("GPL");
244 MODULE_AUTHOR("CSEE 4840 Final Project");
245 MODULE_DESCRIPTION("Maze Chase Game peripheral driver");
```

## A.10 Software: game\_app.c (user-space game loop)

```

1  /*
2  * game_app.c - HPS-side game loop for the Maze Chase Game.
3  *
4  * Drives the FPGA peripheral through the four /dev/game ioctls
5  * declared in game.h. Responsibilities:
6  * - frame pacing at 60 Hz (GAME_WAIT_VSYNC)
7  * - movement tick at 5 Hz (every 12 frames)
8  * - USB keyboard read on a dedicated pthread (libusb)
9  * - BFS shortest-path AI for both ghosts (over a 30x20 grid)
10 * - win/loss bookkeeping and ENTER-to-restart
11 *
12 * Build: 'make' in this directory.
13 */
14
15 #include <stdio.h>
16 #include <stdlib.h>
17 #include <string.h>
18 #include <stdint.h>
19 #include <unistd.h>
20 #include <fcntl.h>
21 #include <errno.h>
22 #include <pthread.h>
23 #include <sys/ioctl.h>
24 #include <sys/types.h>
25 #include <sys/stat.h>
26
27 #include "game.h"
28 #include "maze_data.h"
29 #include "usbkeyboard.h"
30
31 /* ----- */
32 /* Constants */
33 /* ----- */
34 #define DEV_GAME      "/dev/game"
35 #define FRAMES_PER_TICK 12 /* 60 Hz / 12 = 5 Hz evader movement */
36 #define GHOST_TICKS_PER_MOVE 2 /* ghosts move every Nth evader tick */
37
38 /* USB HID Usage IDs (Keyboard page 0x07) - identical to lab2 mapping. */
39 #define HID_KEY_ENTER 0x28
40 #define HID_KEY_ESC   0x29
41 #define HID_KEY_RIGHT 0x4F
42 #define HID_KEY_LEFT  0x50
43 #define HID_KEY_DOWN  0x51
44 #define HID_KEY_UP    0x52
45
46 enum { DIR_NONE = 0, DIR_UP, DIR_DOWN, DIR_LEFT, DIR_RIGHT };
47
48 static const game_pos_t INITIAL_EVADER = { .col = 15, .row = 10 };
49 static const game_pos_t INITIAL_GHOST0 = { .col = 1, .row = 2 };
50 static const game_pos_t INITIAL_GHOST1 = { .col = 28, .row = 2 };
51 static const game_pos_t GATE_POS      = { .col = 15, .row = 1 };
52
53 /* ----- */
54 /* Globals */
55 /* ----- */
56 static int g_game_fd = -1;

```

```

57
58 /* USB keyboard handle + endpoint, plus background reader thread. */
59 static struct libusb_device_handle *g_keyboard = NULL;
60 static uint8_t                g_kbd_endpoint;
61 static pthread_t              g_kbd_thread;
62 static volatile int           g_kbd_stop = 0;
63 static volatile int           g_kbd_thread_running = 0;
64
65 /* These are touched by the keyboard thread AND the main loop, so
66  * protect them with a mutex. */
67 static pthread_mutex_t g_input_mutex = PTHREAD_MUTEX_INITIALIZER;
68 static int g_held_dir = DIR_NONE;    /* shared - latest arrow held */
69 static int g_enter_pressed = 0;     /* shared - sticky until consumed */
70 static int g_esc_pressed = 0;       /* shared - sticky until consumed */
71
72 static game_pos_t g_evader, g_ghost0, g_ghost1;
73 static int        g_gate_open = 0;
74 static int        g_game_over = 0;
75 static int        g_game_won  = 0;
76
77 /* ----- */
78 /* Helpers */
79 /* ----- */
80 static int maze_passable(int col, int row)
81 {
82     if (col < 0 || col >= GAME_MAZE_COLS) return 0;
83     if (row < 0 || row >= GAME_MAZE_ROWS) return 0;
84     unsigned char c = maze_data[row][col];
85     return c != GAME_CELL_WALL;
86 }
87
88 /* The ghost should not be allowed to use the gate as a shortcut. */
89 static int maze_passable_ghost(int col, int row)
90 {
91     if (!maze_passable(col, row)) return 0;
92     if (col == GATE_POS.col && row == GATE_POS.row) return 0;
93     return 1;
94 }
95
96 static int pos_eq(game_pos_t a, game_pos_t b)
97 {
98     return a.col == b.col && a.row == b.row;
99 }
100
101 static int popcount6(uint32_t v)
102 {
103     int n = 0;
104     for (int i = 0; i < 6; i++) if (v & (1u << i)) n++;
105     return n;
106 }
107
108 /* ----- */
109 /* Driver wrappers */
110 /* ----- */
111 static void send_state(uint32_t status, int write_status)
112 {
113     game_write_t w = {
114         .evader      = g_evader,
115         .ghost0      = g_ghost0,

```

```

116     .ghost1      = g_ghost1,
117     .game_status = status,
118     .write_status = write_status,
119 };
120 if (ioctl(g_game_fd, GAME_WRITE_STATE, &w) < 0)
121     perror("ioctl(GAME_WRITE_STATE)");
122 }
123
124 static void read_state(game_read_t *r)
125 {
126     if (ioctl(g_game_fd, GAME_READ_STATE, r) < 0)
127         perror("ioctl(GAME_READ_STATE)");
128 }
129
130 static void wait_vsync(void)
131 {
132     uint32_t frame;
133     if (ioctl(g_game_fd, GAME_WAIT_VSYNC, &frame) < 0)
134         perror("ioctl(GAME_WAIT_VSYNC)");
135 }
136
137 static void reset_game_hw(void)
138 {
139     if (ioctl(g_game_fd, GAME_RESET_GAME) < 0)
140         perror("ioctl(GAME_RESET_GAME)");
141 }
142
143 /* ----- */
144 /* USB keyboard input via libusb (lab2-style direct HID).
145 *
146 * The Linux input/evdev path proved unreliable on the DE1-SoC because
147 * the kernel HID driver doesn't always bind cleanly. Instead we claim
148 * the HID interface ourselves with libusb and read raw 8-byte HID
149 * reports. Each report contains the modifier byte and up to 6 keycodes
150 * that are CURRENTLY held; we translate the first arrow we see into
151 * g_held_dir and watch for ENTER / ESC edges.
152 *
153 * The interrupt transfer is blocking, so it runs in its own pthread.
154 * ----- */
155 static int kbd_packet_has(const struct usb_keyboard_packet *p, uint8_t code)
156 {
157     int i;
158     for (i = 0; i < 6; i++)
159         if (p->keycode[i] == code) return 1;
160     return 0;
161 }
162
163 static void *keyboard_thread_fn(void *arg)
164 {
165     struct usb_keyboard_packet packet;
166     struct usb_keyboard_packet prev = {0};
167     int transferred;
168
169     (void)arg;
170
171     while (!g_kbd_stop) {
172         /* 200 ms timeout so we can periodically check g_kbd_stop and
173          * exit cleanly without relying on pthread_cancel. */
174         int r = libusb_interrupt_transfer(g_keyboard, g_kbd_endpoint,

```

```

175         (unsigned char *)&packet,
176         sizeof(packet),
177         &transferred, 200);
178     if (r == LIBUSB_ERROR_TIMEOUT) continue;
179     if (r == LIBUSB_ERROR_NO_DEVICE || r == LIBUSB_ERROR_INTERRUPTED)
180         break;
181     if (r != 0) {
182         fprintf(stderr, "libusb_interrupt_transfer: %s\n",
183                 libusb_error_name(r));
184         continue;
185     }
186     if (transferred != sizeof(packet)) continue;
187
188     /* Determine the latest held arrow direction. If the user holds
189     * multiple arrows the priority is up>down>left>right. */
190     int dir = DIR_NONE;
191     if (kbd_packet_has(&packet, HID_KEY_UP )) dir = DIR_UP;
192     else if (kbd_packet_has(&packet, HID_KEY_DOWN )) dir = DIR_DOWN;
193     else if (kbd_packet_has(&packet, HID_KEY_LEFT )) dir = DIR_LEFT;
194     else if (kbd_packet_has(&packet, HID_KEY_RIGHT)) dir = DIR_RIGHT;
195
196     /* ENTER / ESC are edge-triggered: only on a fresh press. */
197     int enter_edge = kbd_packet_has(&packet, HID_KEY_ENTER) &&
198                     !kbd_packet_has(&prev, HID_KEY_ENTER);
199     int esc_edge   = kbd_packet_has(&packet, HID_KEY_ESC ) &&
200                     !kbd_packet_has(&prev, HID_KEY_ESC );
201
202     pthread_mutex_lock(&g_input_mutex);
203     g_held_dir = dir;
204     if (enter_edge) g_enter_pressed = 1;
205     if (esc_edge)   g_esc_pressed   = 1;
206     pthread_mutex_unlock(&g_input_mutex);
207
208     prev = packet;
209 }
210 g_kbd_thread_running = 0;
211 return NULL;
212 }
213
214 /* Snapshot the keyboard state into local variables under the mutex so
215 * the rest of the main loop can use the existing g_held_dir-style
216 * variables without locking. Also clears the sticky ENTER flag. */
217 static void poll_input(void)
218 {
219     pthread_mutex_lock(&g_input_mutex);
220     /* g_held_dir is already up to date in shared memory; nothing to
221     * copy out. We only need to *consume* the ENTER edge here so the
222     * caller sees a single-frame pulse. */
223     pthread_mutex_unlock(&g_input_mutex);
224 }
225
226 /* ----- */
227 /* Movement and AI */
228 /* ----- */
229 static void move_evader(void)
230 {
231     int dc = 0, dr = 0;
232     int dir;
233

```

```

234 pthread_mutex_lock(&g_input_mutex);
235 dir = g_held_dir;
236 pthread_mutex_unlock(&g_input_mutex);
237
238 switch (dir) {
239 case DIR_UP:    dr = -1; break;
240 case DIR_DOWN:  dr = 1;  break;
241 case DIR_LEFT:  dc = -1; break;
242 case DIR_RIGHT: dc = 1;  break;
243 default: return;
244 }
245 int nc = g_evader.col + dc;
246 int nr = g_evader.row + dr;
247 if (!maze_passable(nc, nr)) return;
248 /* The gate cell is only passable for the Evader after the gate is
249  * unlocked (cell type GATE). */
250 if (nr == GATE_POS.row && nc == GATE_POS.col && !g_gate_open) return;
251
252 g_evader.col = (uint8_t)nc;
253 g_evader.row = (uint8_t)nr;
254 }
255
256 /* ----- BFS over the 30x20 grid ----- */
257 /* We re-use a single static workspace to avoid heap pressure. */
258 #define BFS_N (GAME_MAZE_ROWS * GAME_MAZE_COLS)
259
260 static uint8_t  bfs_visited[BFS_N];
261 static int16_t  bfs_parent [BFS_N];
262 static uint16_t bfs_queue  [BFS_N];
263
264 static inline int tile_idx(int col, int row)
265 {
266     return row * GAME_MAZE_COLS + col;
267 }
268
269 /* Compute the next tile a ghost should move into to chase the Evader.
270  * Returns the source tile (no movement) if no path exists. */
271 static game_pos_t bfs_next_step(game_pos_t from, game_pos_t to)
272 {
273     int src = tile_idx(from.col, from.row);
274     int dst = tile_idx(to.col,  to.row  );
275
276     memset(bfs_visited, 0, sizeof(bfs_visited));
277     for (int i = 0; i < BFS_N; i++) bfs_parent[i] = -1;
278
279     int qh = 0, qt = 0;
280     bfs_queue[qt++] = (uint16_t)src;
281     bfs_visited[src] = 1;
282
283     static const int dC[4] = { 0, 0, -1, 1 };
284     static const int dR[4] = { -1, 1, 0, 0 };
285
286     int found = 0;
287     while (qh < qt && !found) {
288         int cur = bfs_queue[qh++];
289         int cc = cur % GAME_MAZE_COLS;
290         int cr = cur / GAME_MAZE_COLS;
291         for (int k = 0; k < 4; k++) {
292             int nc = cc + dC[k];

```

```

293     int nr = cr + dR[k];
294     if (!maze_passable_ghost(nc, nr)) continue;
295     int nidx = tile_idx(nc, nr);
296     if (bfs_visited[nidx]) continue;
297     bfs_visited[nidx] = 1;
298     bfs_parent [nidx] = (int16_t)cur;
299     if (nidx == dst) { found = 1; break; }
300     bfs_queue[qt++] = (uint16_t)nidx;
301 }
302 }
303
304 if (!found || bfs_parent[dst] < 0) {
305     return from; /* No path - hold position */
306 }
307
308 /* Walk back from dst until we find the tile whose parent is src. */
309 int cur = dst;
310 while (bfs_parent[cur] != src && bfs_parent[cur] >= 0)
311     cur = bfs_parent[cur];
312
313 game_pos_t out;
314 out.col = (uint8_t)(cur % GAME_MAZE_COLS);
315 out.row = (uint8_t)(cur / GAME_MAZE_COLS);
316 return out;
317 }
318
319 static void move_ghosts(void)
320 {
321     g_ghost0 = bfs_next_step(g_ghost0, g_evader);
322     g_ghost1 = bfs_next_step(g_ghost1, g_evader);
323 }
324
325 /* ----- */
326 /* Game-state housekeeping */
327 /* ----- */
328 static void reset_logical_state(void)
329 {
330     g_evader = INITIAL_EVADER;
331     g_ghost0 = INITIAL_GHOST0;
332     g_ghost1 = INITIAL_GHOST1;
333     g_gate_open = 0;
334     g_game_over = 0;
335     g_game_won = 0;
336 }
337
338 static void check_gate_unlock(uint32_t tile_status)
339 {
340     if (!g_gate_open && popcount6(tile_status) >= 3) {
341         g_gate_open = 1;
342         send_state(GAME_BIT_GATE_OPEN, 1);
343         printf("Gate unlocked!\n");
344     }
345 }
346
347 static void check_win_loss(void)
348 {
349     if (g_game_over) return;
350     if (pos_eq(g_evader, g_ghost0) || pos_eq(g_evader, g_ghost1)) {
351         g_game_over = 1;

```

```

352     g_game_won = 0;
353     send_state(GAME_BIT_GHOST_WIN | (g_gate_open ? GAME_BIT_GATE_OPEN : 0),
354               1);
355     printf("Ghost catches Evader - you lose. Press ENTER to restart.\n");
356     return;
357 }
358 if (g_gate_open && pos_eq(g_evader, GATE_POS)) {
359     g_game_over = 1;
360     g_game_won = 1;
361     send_state(GAME_BIT_EVADER_WIN | GAME_BIT_GATE_OPEN, 1);
362     printf("Evader reaches gate - you win! Press ENTER to restart.\n");
363 }
364 }
365 /* ----- */
366 /* Main */
367 /* ----- */
368 /* Atomically read-and-clear the ENTER edge flag. */
369 static int consume_enter(void)
370 {
371     int v;
372     pthread_mutex_lock(&g_input_mutex);
373     v = g_enter_pressed;
374     g_enter_pressed = 0;
375     pthread_mutex_unlock(&g_input_mutex);
376     return v;
377 }
378
379 /* Read the ESC edge flag (latched - never cleared, used for graceful exit). */
380 static int peek_esc(void)
381 {
382     int v;
383     pthread_mutex_lock(&g_input_mutex);
384     v = g_esc_pressed;
385     pthread_mutex_unlock(&g_input_mutex);
386     return v;
387 }
388
389 int main(void)
390 {
391     printf("Maze Chase Game starting...\n");
392
393     g_game_fd = open(DEV_GAME, O_RDWR);
394     if (g_game_fd < 0) {
395         fprintf(stderr, "could not open %s: %s\n", DEV_GAME, strerror(errno));
396         return 1;
397     }
398
399     /* Open the USB keyboard via libusb (claims the HID interface). */
400     g_keyboard = openkeyboard(&g_kbd_endpoint);
401     if (g_keyboard == NULL) {
402         fprintf(stderr, "warning: no USB keyboard found - controls disabled\n");
403     } else {
404         printf("USB keyboard claimed (endpoint 0x%02x)\n", g_kbd_endpoint);
405         g_kbd_thread_running = 1;
406         if (pthread_create(&g_kbd_thread, NULL, keyboard_thread_fn, NULL) != 0) {
407             perror("pthread_create(keyboard)");
408             g_kbd_thread_running = 0;
409         }

```

```
410     }
411
412     reset_game_hw();
413     reset_logical_state();
414     send_state(0, 1);    /* clear all status bits */
415
416     int move_tick = 0;
417     int ghost_tick = 0;
418
419     while (!peek_esc()) {
420         wait_vsync();
421         poll_input();
422
423         if (g_game_over) {
424             if (consume_enter()) {
425                 printf("Restarting...\n");
426                 reset_game_hw();
427                 reset_logical_state();
428                 send_state(0, 1);
429                 move_tick = 0;
430                 ghost_tick = 0;
431             }
432             continue;
433         }
434         (void)consume_enter();    /* discard ENTER during play */
435
436         /* Read tile_status every frame for gate-unlock check */
437         game_read_t st;
438         read_state(&st);
439         check_gate_unlock(st.tile_status);
440
441         if (++move_tick >= FRAMES_PER_TICK) {
442             move_tick = 0;
443             move_evader();
444             /* Ghosts step on only every GHOST_TICKS_PER_MOVE-th evader
445              * tick so they move slower than the player. */
446             if (++ghost_tick >= GHOST_TICKS_PER_MOVE) {
447                 ghost_tick = 0;
448                 move_ghosts();
449             }
450             send_state(0, 0);    /* push new positions, leave status */
451             check_win_loss();
452         }
453     }
454
455     printf("Shutting down...\n");
456     if (g_keyboard) {
457         g_kbd_stop = 1;
458         if (g_kbd_thread_running) pthread_join(g_kbd_thread, NULL);
459         libusb_close(g_keyboard);
460         libusb_exit(NULL);
461     }
462     close(g_game_fd);
463     return 0;
464 }
```

## A.11 Software: usbkeyboard.h

```
1 #ifndef _USBKEYBOARD_H
2 #define _USBKEYBOARD_H
3
4 #include <libusb-1.0/libusb.h>
5
6 #define USB_HID_KEYBOARD_PROTOCOL 1
7
8 /* Modifier bits */
9 #define USB_LCTRL (1 << 0)
10 #define USB_LSHIFT (1 << 1)
11 #define USB_LALT (1 << 2)
12 #define USB_LGUI (1 << 3)
13 #define USB_RCTRL (1 << 4)
14 #define USB_RSHIFT (1 << 5)
15 #define USB_RALT (1 << 6)
16 #define USB_RGUI (1 << 7)
17
18 struct usb_keyboard_packet {
19     uint8_t modifiers;
20     uint8_t reserved;
21     uint8_t keycode[6];
22 };
23
24 /* Find and open a USB keyboard device. Argument should point to
25    space to store an endpoint address. Returns NULL if no keyboard
26    device was found. */
27 extern struct libusb_device_handle *openkeyboard(uint8_t *);
28
29 #endif
```

## A.12 Software: usbkeyboard.c

```
1 #include "usbkeyboard.h"
2
3 #include <stdio.h>
4 #include <stdlib.h>
5
6 /* References on libusb 1.0 and the USB HID/keyboard protocol
7  *
8  * http://libusb.org
9  * https://www.usb.org/sites/default/files/documents/hid1\_11.pdf
10 * https://usb.org/sites/default/files/hut1\_5.pdf
11 */
12
13 struct libusb_device_handle *openkeyboard(uint8_t *endpoint_address) {
14     libusb_device **devs;
15     struct libusb_device_handle *keyboard = NULL;
16     struct libusb_device_descriptor desc;
17     ssize_t num_devs, d;
18     uint8_t i, k;
19
20     if (libusb_init(NULL) < 0) {
21         fprintf(stderr, "Error: libusb_init failed\n");
22         exit(1);
23     }
24
25     if ((num_devs = libusb_get_device_list(NULL, &devs)) < 0) {
26         fprintf(stderr, "Error: libusb_get_device_list failed\n");
27         exit(1);
28     }
29
30     for (d = 0; d < num_devs; d++) {
31         libusb_device *dev = devs[d];
32         if (libusb_get_device_descriptor(dev, &desc) < 0) {
33             fprintf(stderr, "Error: libusb_get_device_descriptor failed\n");
34             exit(1);
35         }
36
37         if (desc.bDeviceClass == LIBUSB_CLASS_PER_INTERFACE) {
38             struct libusb_config_descriptor *config;
39             libusb_get_config_descriptor(dev, 0, &config);
40             for (i = 0; i < config->bNumInterfaces; i++)
41                 for (k = 0; k < config->interface[i].num_altsetting; k++) {
42                     const struct libusb_interface_descriptor *inter =
43                         config->interface[i].altsetting + k;
44                     if (inter->bInterfaceClass == LIBUSB_CLASS_HID &&
45                         inter->bInterfaceProtocol == USB_HID_KEYBOARD_PROTOCOL) {
46                         int r;
47                         if ((r = libusb_open(dev, &keyboard)) != 0) {
48                             fprintf(stderr, "Error: libusb_open failed: %d\n", r);
49                             exit(1);
50                         }
51                         if (libusb_kernel_driver_active(keyboard, i))
52                             libusb_detach_kernel_driver(keyboard, i);
53                         libusb_set_auto_detach_kernel_driver(keyboard, i);
54                         if ((r = libusb_claim_interface(keyboard, i)) != 0) {
55                             fprintf(stderr, "Error: libusb_claim_interface failed: %d\n", r);
56                             exit(1);
```

```
57     }
58     *endpoint_address = inter->endpoint[0].bEndpointAddress;
59     goto found;
60 }
61 }
62 }
63 }
64
65 found:
66     libusb_free_device_list(devs, 1);
67
68     return keyboard;
69 }
```

## A.13 Software: Makefile

```
1 # =====
2 # Software Makefile - Maze Chase Game
3 #
4 # Builds (lab3 pattern):
5 #   game.ko      - kernel module that exposes /dev/game
6 #   game_app     - user-space binary that runs the game loop
7 # =====
8
9 ifneq (${KERNELRELEASE},)
10
11 # We are being included from the kernel build system.
12     obj-m := game.o
13
14 else
15
16 # Standalone make: ARM cross-compile by default for DE1-SoC.
17     KERNEL_SOURCE := /usr/src/linux-headers-$(shell uname -r)
18     PWD := $(shell pwd)
19
20 default: module game_app
21
22 module:
23     ${MAKE} -C ${KERNEL_SOURCE} SUBDIRS=${PWD} modules
24
25 game_app: game_app.c usbkeyboard.c usbkeyboard.h game.h maze_data.h
26     $(CC) -O2 -Wall -Wextra -o $@ game_app.c usbkeyboard.c \
27         -lusb-1.0 -lpthread
28
29 clean:
30     ${MAKE} -C ${KERNEL_SOURCE} SUBDIRS=${PWD} clean
31     ${RM} game_app
32
33 TARFILES = Makefile README game.h game.c game_app.c \
34     usbkeyboard.h usbkeyboard.c maze_data.h
35 TARFILE = final_project-sw.tar.gz
36 .PHONY: tar
37 tar: $(TARFILE)
38
39 $(TARFILE): $(TARFILES)
40     tar zcfC $(TARFILE) .. $(TARFILES:%=final_project-sw/%)
41
42 endif
```

## A.14 Software: README

```

1 Maze Chase Game - HPS software (CSEE 4840 Final Project)
2 =====
3
4 This directory contains the Linux device driver and user-space game
5 application for the Maze Chase Game peripheral. The layout follows
6 lab3/lab3-sw exactly:
7
8     game.h      - shared ioctl definitions (kernel + user)
9     game.c      - kernel module (misc device /dev/game)
10    game_app.c   - user-space game loop (BFS, USB input, etc.)
11    maze_data.h  - auto-generated maze layout shared with the hardware
12    Makefile     - builds module + app
13
14 'maze_data.h' is produced by ../final_project-hw/gen_mif.py; this
15 guarantees the FPGA Maze ROM and the HPS collision array describe the
16 exact same maze.
17
18 -----
19 Building
20 -----
21 On the DE1-SoC target:
22
23     make                # builds game.ko and game_app
24
25 Make sure the FPGA bitstream (../final_project-hw/output_files/soc_system.rbf)
26 has already been written to the SD card and that the corresponding
27 device tree blob has been installed; the kernel driver depends on the
28 "csee4840,game_peripheral-1.0" compatible node.
29
30 -----
31 Running
32 -----
33     echo 8 > /proc/sys/kernel/printk    # enable kernel printk
34     insmod game.ko
35     dmesg | tail
36     ls /dev/game                        # should exist
37     ./game_app
38
39 A USB HID keyboard must be plugged into the DE1-SoC USB port. Use
40 arrow keys to move the Evader. Press ENTER after a win/loss screen to
41 restart. Stop the application with Ctrl-C.
42
43 To remove the module:
44
45     rmmod game
46
47 -----
48 ioctl reference (defined in game.h)
49 -----
50     GAME_WRITE_STATE - send new entity positions (and optionally
51                       GAME_STATUS) to the FPGA registers.
52     GAME_READ_STATE  - read TILE_STATUS, TILE*_TIME, GAME_STATUS,
53                       FRAME_SYNC into a single struct.
54     GAME_RESET_GAME  - pulse the self-clearing GAME_RESET bit.
55     GAME_WAIT_VSYNC  - busy-wait inside the driver until the FPGA
56                       frame counter advances (returns the new value).

```