



CSEE4840 Presentation: PlantHealth

Linus Lei, Daolin Li , Gurleen Kalra

Introduction


- ❑ Modern agriculture requires real-time, low-cost plant monitoring for better crop management.
- ❑ Traditional manual methods are slow, subjective, and not suitable for continuous monitoring.
- ❑ This project presents an FPGA–HPS based embedded system on the DE1-SoC for plant image acquisition and analysis using an OV7670 camera.
- ❑ FPGA handles low-level real-time tasks like image capture, conversion, buffering, VGA display, and ExG computation.



- ❑ HPS performs high-level processing such as k-means clustering, segmentation, and plant health classification.
- ❑ The system provides real-time VGA output showing original and processed images with health status.
- ❑ The design demonstrates an efficient hardware–software co-design approach for smart agriculture.



Background

- 
- ❑ Smart agriculture is increasingly adopting embedded vision systems for automated crop and plant monitoring.
 - ❑ Traditional plant-health assessment methods rely on manual visual inspection, which is inconsistent and not scalable for large farms.
 - ❑ Recent developments in FPGA-based embedded platforms, low-cost CMOS image sensors, and computer vision techniques have enabled real-time agricultural monitoring.
 - ❑ Image-based vegetation analysis methods such as Excess Green (ExG) and clustering techniques help in identifying plant regions and health status.
 - ❑ Co-processing architectures combining FPGA (for real-time processing) and processor systems (for complex algorithms) are widely used for efficient embedded vision systems.
 - ❑ These advancements motivate the development of low-cost, real-time, and interpretable plant-health monitoring systems for precision agriculture.

Literature Review




Previous Work

- ❑ **Plant Disease Detection:** Sankaran et al. reviewed computer-vision techniques for automated plant disease and stress detection in precision agriculture.
- ❑ **Vegetation Indices:** Woebbecke et al. demonstrated the effectiveness of Excess Green (ExG) for separating vegetation from soil and background.
- ❑ **FPGA Image Processing:** Donald Bailey presented FPGA architectures for real-time embedded image-processing systems.
- ❑ **OV7670 Camera Systems:** Multiple FPGA-based embedded vision projects have used the OV7670 Camera Module for real-time image capture and VGA display applications.
- ❑ **Hardware–Software Co-Design:** Cyclone V SoC FPGA platforms have been widely used for heterogeneous embedded vision systems combining FPGA acceleration with processor-based computation.
- ❑ **K-Means Segmentation:** MacQueen introduced the k-means clustering algorithm, which later became widely used for image segmentation and agricultural imaging applications.

This project builds upon these earlier works by integrating FPGA-based image acquisition, hardware ExG computation, clustering-based plant segmentation, and VGA visualization into a unified real-time plant-monitoring system.


Block Diagram



Interfacing the Camera - SCCB


- Two wire protocol: SIOC, SIOD
- Three Phase Write:

Figure 3-4 Transmission Phases



```
7) Output data and read data only.  
assign siod = (step == 13 || step == 14 || step == 24 || step == 25 || step == 35 || step == 36 ||  
step == 52 || step == 53 || step >= 54 && step <= 62) ? 1'bz : bit_out;
```

Interfacing the Camera - SCCB



-Bit Bang Style controller

```
// Write data. This concludes 3-phase write transaction.
7'd26:
| bit_out <= data_in[7];
7'd27:
| bit_out <= data_in[6];
7'd28:
| bit_out <= data_in[5];
7'd29:
| bit_out <= data_in[4];
7'd30:
| bit_out <= data_in[3];
7'd31:
| bit_out <= data_in[2];
7'd32:
| bit_out <= data_in[1];
7'd33:
| bit_out <= data_in[0];
7'd34:
| bit_out <= 0;
7'd35:
| ack_err3 <= siod;
7'd36:
| bit_out <= 0;
```




Interfacing the Camera - SCCB

- Set the output resolution to QVGA (320x240)
- Set the output format to RGB565
- Enable AWB
- Adjust AWB

Interfacing the Camera - Receiving

Figure 11 RGB 565 Output Timing Diagram



```

if (frameValid == 1 && vsync_i == 0 && href_i == 1)
begin
  if (odd == 0)
  begin
    pixel_o[15:8] <= d;      // 1st byte = high (RRRR)
  end
  else
  begin
    pixel_o[7:0] <= d;      // 2nd byte = low (GGGB)
    pixelReady_o <= 1;
  end
  odd <= ~odd;
end
else
begin

```



Preprocessing-FPGA

-Bit Replication to RGB888

-Calculate ExG (8bit):

ExG = 2G-R-B

-Store to Buffer

```
wire [4:0] raw_r5 = pixel_data[15:11];
wire [5:0] raw_g6 = pixel_data[10:5];
wire [4:0] raw_b5 = pixel_data[4:0];


wire [7:0] r8 = {raw_r5, raw_r5[4:2]};
wire [7:0] g8 = {raw_g6, raw_g6[5:4]};
wire [7:0] b8 = {raw_b5, raw_b5[4:2]};

wire signed [9:0] exg_full = $signed({2'b0, g8}) * 2
                             - $signed({2'b0, r8})
                             - $signed({2'b0, b8});
wire [7:0] exg8 = (exg_full < 0) ? 8'd0 :
                  (exg_full > 255) ? 8'd255 :
                  exg_full[7:0];


wire [31:0] orig_wr_data = {exg8, r8, g8, b8};
```

FSM


OV7670 Capture FSM




Frame Buffers - M10K Memory Blocks





Meta Buffer



Meta Buffer



Text Buffer




Hardware Software Interface

Control / Status Register Map

control_regs is an Avalon-MM slave

control_regs base address: 0xFF200000

Word 0 (Byte Offset 0x00) – CONTROL (R/W)




bits [31:3] reserved (reads 0)

bit [0] capture_start —
HPS writes 1 to request one camera capture

bit [1] clear_frame_valid —
HPS writes 1 to release the frozen frame /
resume live preview

bit [2] display_enable —
1 = VGA owns original frame-buffer read port,
0 = HPS owns original frame-buffer read port

Word 1 (Byte Offset 0x04) – STATUS (R/O)



bits [31:3] reserved (reads 0)

bit [0] capture_busy —
capture FSM armed / capturing

bit [1] frame_valid —
full captured frame frozen in original frame buffer

bit [2] error —
reserved / currently unused error flag


Register Summary

Word Index	Byte Offset	Register	Access
0	0x00	CONTROL	R/W
1	0x04	STATUS	R/O

Handshake (Typical Flow)

- 1 HPS sets capture_start.
- 2 FPGA captures a frame and sets frame_valid.
- 3 HPS may clear display_enable to read the frame buffer.
- 4 HPS later sets clear_frame_valid to return to live preview.

Hardware-Software Memory Map




Note:
 All custom slaves are 32-bit word-addressed Avalon-MM slaves. In software, volatile `uint32_t*` index `n` corresponds to byte offset `4n`.

Legend (Access Types):
 R/O = read only
 R/W = read/write

VGA Display


VGA Display Path: Timing and Compositor Pipeline






Software

Software Pipeline



Auto Level

Figure 1. Auto-Levels (Per-Channel Histogram Stretching)



How We Implemented It in C

1. Build histogram (256 bins)

- For each channel $c \in \{R, G, B\}$:
hist[c][v]++, $v = 0 \dots 255$

2. Find lo (skip darkest 0.5%)

- clip_count = NUM_PIXELS \times 0.005
- cumulative from $v = 0 \rightarrow 255$
- first v where cumulative > clip_count \Rightarrow lo

3. Find hi (skip brightest 0.5%)

- cumulative from $v = 255 \rightarrow 0$
- first v where cumulative > clip_count \Rightarrow hi

4. Stretch and clamp


- For each pixel value v_{in} :
 $v_{out} = \text{round}((v_{in} - lo) \times 255 / (hi - lo))$
if $v_{out} < 0 \rightarrow 0$; if $v_{out} > 255 \rightarrow 255$

5. Recompute ExG after auto-levels


- ExG = clip(2G - R - B, 0, 255)
- Store in px_exg[] for downstream processing

This procedure is applied independently to **R**, **G**, and **B** channels, each with its own histogram and (lo, hi) cutoffs.

Auto Level



Otsu's Method




Otsu's Criterion

$$\sigma_b^2(t) = w_b w_f (\mu_b - \mu_f)^2$$

Select the threshold that maximizes separation between the two classes.

Otsu Workflow

1. Build ExG histogram $\text{hist}[0..255]$
2. Test thresholds $t = 0..255$
3. Pick T with maximum between-class variance



Use of Otsu Threshold

In this project, T is used as an adaptive ExG cutoff for cluster interpretation.

green: $\text{ExG} \geq T$

stressed: $0.5T \leq \text{ExG} < T$

background: otherwise

K-means runs on a color + greenness feature vector


Each pixel is clustered using RGB plus Excess Green, so color and plant signal both matter.

[R, G, B, ExG]


$$\text{ExG} = 2G - R - B$$

Adaptive thresholding

Otsu chooses an ExG split per frame; for the shown capture $T \approx 49$. This helps handle lighting changes and auto-levels.



EXG view



cluster view

Mask

Left: K-means Output

Pixel Cluster Map

0	0	0	2	2	3
0	0	2	2	2	3
0	1	1	2	3	3
1	1	1	2	3	3
1	1	2	2	3	3
1	1	2	2	3	3

Cluster Centroid Summary

Cluster	ExG _c	Green dominance?	Brightness	Role
0	high	yes	medium	GREEN
1	low	no	dark	BACKGROUND
2	medium	yes	not too bright	STRESSED
3	low	no	bright	BACKGROUND

Each pixel inherits a cluster_id from k-means in feature space [R, G, B, ExG].

Middle: Cluster Role Logic

Otsu-guided Role Assignment

Adaptive threshold T comes from Otsu on the ExG histogram.

$$\text{brightness}(c) = \frac{R_c + G_c + B_c}{3}$$

$$\text{green_dom}(c) = G_c \geq 1.05 \times \max(R_c, B_c)$$

GREEN(c):

$\text{ExG}_c \geq T$ and $\text{green_dom}(c)$

STRESSED(c):

$0.5T \leq \text{ExG}_c < T$ and $\text{brightness}(c) \leq 160$ and $\text{green_dom}(c)$

BACKGROUND(c):

otherwise

Right: Mask Formation and Cleanup

Cluster Map

0	0	0	2	2	3
0	0	2	2	2	3
0	1	1	2	3	3
1	1	1	2	3	3
1	1	2	2	3	3
1	1	2	2	3	3

Raw Mask

1	1	1	1	0
1	1	1	1	0
1	1	1	0	0
0	0	0	1	0
0	0	1	1	0
0	0	1	1	0

Clean Mask

1	1	1	1	0
1	1	1	1	0
1	1	1	0	0
1	1	1	1	0
0	0	1	1	0
0	0	1	0	0

Raw Mask is formed as:
 $\text{mask}[i] = \text{GREEN}(\text{cluster}_i)$
OR $\text{STRESSED}(\text{cluster}_i)$

Largest 4-connected component

Meta Buffer Write

3	2	1	0
b ₃	b ₂	b ₁	b ₀

nibble[3:1] = cluster_id
nibble[0] = mask_bit

Displayed on VGA as cluster pane + mask pane.

Clusters become plant roles, then a clean plant mask

The software keeps the algorithm interpretable: cluster roles are chosen from centroid statistics

GREEN


high ExG + green dominance

STRESSED

mid ExG, not too bright, still green-dominant

BACKGROUND

everything else



cluster view



mask view

Health features

plant_area

green_ratio

stressed_ratio

mean_exg

Rule-based verdict

No Plant -> Yellowing/Stressed -> Mild Stress -> Healthy / Mostly Healthy

Priority is intentional: if stressed_ratio is high, that dominates the verdict; otherwise green coverage and mean ExG decide health.




Verification

Functional Verification in System Verilog



Test ID	Testcase Name	Where Implemented in TB	Objective / Feature Verified	Stimulus Applied	Expected Result / Checks
TC0	Power-On Reset / Basic Boot	All TBs	Verify reset initialization across modules	Reset asserted then deasserted	Registers reset, stable outputs, no X states
TC1	Buffer Write/Read Integrity	tb_buffer.sv	Verify synchronous RAM behavior	Sequential writes & reads	Correct data stored and retrieved
TC2	Control Register Latch + Ack Flow	tb_control_regs.sv	Verify Avalon write + ack behavior	avs_write + ack pulses	capture_start sets and clears correctly
TC3	Debounce Stability Filtering	tb_debounce.sv	Verify glitch rejection	Noisy input + stable press	Single clean pulse generated
TC4	Font ROM Lookup Correctness	tb_font.sv	Verify ROM character mapping	char_code + row scan	Correct 8x16 bitmap output
TC5	Frame Buffer Dual-Port Read/Write	tb_frame_buffer.sv	Verify camera + VGA/HPS access	Concurrent write/read	No corruption, correct latency
TC6	Meta Buffer Memory Consistency	tb_meta_buffer.sv	Verify AVS + VGA consistency	AVS write + VGA read	Data matches across interfaces
TC7	VGA Display Pixel Pipeline Test	tb_vga_display.sv	Verify full display pipeline	Synthetic memory inputs	HSYNC/VSYNC + pixel updates
TC8	Address Mapping Correctness	tb_vga_display.sv	Verify framebuffer addressing	Display scan region	Correct orig/meta/text mapping
TC9	VGA Timing Generation	tb_vga_display.sv	Verify sync generation	Continuous clock	Proper HSYNC/VSYNC timing
TC10	End-to-End System Integration	tb_vga_display.sv (extended)	Verify full system pipeline	Combined stimuli	Stable video output, no glitches




- ❑ This testbench verifies the VGA display pipeline, including memory address generation, multi-buffer data fetching, and final pixel rendering on VGA output.
- ❑ At the start, the system is held in reset to initialize all counters and internal registers. After reset deassertion, the display pipeline begins operation.
- ❑ We use three memory models: original image, meta buffer, and text buffer. Each of these is accessed using independent address generators, which can be observed as continuously changing address signals in the waveform.
- ❑ The RGB signals change dynamically, which confirms that pixel data is being correctly fetched from memory and rendered.
- ❑ Hence, this test validates the full VGA display architecture including multi-layer rendering and timing correctness



Verification in C++

Test ID	Testcase Name	Where Implemented in TB	Objective / Feature Verified	Stimulus Applied	Expected Result / Checks
TC0	Global Reset / Basic Boot	All TBs (system-wide)	Verify correct reset initialization across all RTL blocks	Reset asserted then deasserted	All modules initialized correctly, no X propagation
TC1	Buffer Memory Integrity (Single + Dual Clock + Latency)	tb_buffer.cpp	Verify synchronous RAM behavior, clock-domain separation, and read stability	Sequential writes + independent wr_clk/rd_clk toggling	Data integrity maintained, no race conditions, correct readback
TC2	Control Register Interface	tb_control_regs.cpp	Verify Avalon register write/read + control handshake logic	AVS write transactions + capture start trigger	Correct register updates and ack behavior
TC3	Debounce Logic Validation	tb_debounce.cpp	Verify switch debounce and glitch filtering	Noisy input followed by stable press	Single clean pulse generated per press
TC4	Font ROM Functionality	tb_font.cpp	Verify ROM lookup correctness for character generation	Sweep ASCII (A/O/Z) across rows	Stable, correct bitmap output with no X values
TC5	Frame Buffer System (AVS + VGA + Camera + Frame Handling)	tb_frame_buffer.cpp	Verify dual-port memory, latency, frame sync, and HPS access	Write/read via AVS + VGA read + frame boundary updates	Correct data consistency, proper frame reset, no tearing
TC6	Meta Buffer Shared Memory Access	tb_meta_buffer.cpp	Verify shared memory correctness between AVS and VGA	AVS write + VGA read access	Consistent data across both interfaces
TC7	VGA Display Pipeline & Timing	tb_vga_display.cpp	Verify full VGA pipeline (timing, address gen, RGB output, long-run stability)	Continuous clk50 run (~200k cycles)	Stable HSYNC/VSYNC, valid RGB transitions, no deadlock
TC8	End-to-End System Integration	system TB (camera → frame → VGA)	Verify full system pipeline integration	Simulated OV7870 + frame flow	Continuous correct VGA output updates



HS toggles: 374 : Horizontal scanning active
 Pixel changes: 6419 : Active pixel data generation verified
 RESULT: FULL SYSTEM VGA TEST PASSED

The waveform demonstrates correct VGA synchronization and active pixel generation with continuous HSYNC toggling and dynamic RGB output driven by simulated camera input.



Conclusion

- OV7670 works
- Auto Level helps, a good image is created
- Computer Vision is hard



References

1. S. Sankaran, A. Mishra, R. Ehsani, and C. Davis, "A review of advanced techniques for detecting plant diseases," *Computers and Electronics in Agriculture*, vol. 72, no. 1, pp. 1–13, 2010.
2. D. M. Woebbecke, G. E. Meyer, K. Von Bargen, and D. A. Mortensen, "Color indices for weed identification under various soil, residue, and lighting conditions," *Transactions of the ASAE*, vol. 38, no. 1, pp. 259–269, 1995.
3. G. E. Meyer and J. C. Neto, "Verification of color vegetation indices for automated crop imaging applications," *Computers and Electronics in Agriculture*, vol. 63, no. 2, pp. 282–293, 2008.
4. Donald G. Bailey, *Design for Embedded Image Processing on FPGAs*, Wiley, 2011.
5. J. MacQueen, "Some methods for classification and analysis of multivariate observations," *Proceedings of the Fifth Berkeley Symposium on Mathematical Statistics and Probability*, 1967.
6. OmniVision Technologies, *OV7670 CameraChip Sensor Datasheet*, 2006.
7. Intel Corporation, *Cyclone V Device Handbook*, 2018.
8. J. Cho, M. Mirzaei, J. Oberg, and R. Kastner, "FPGA-based real-time embedded system for image processing applications," *EURASIP Journal on Embedded Systems*, 2009.