

# Design Document for Liquid-Physics-Simulator

Aidan Dodge (acd2243)

Da Won Kim (dk3311)

Daanish Khan (dk3472)

May 14, 2026

## 1 Introduction

This project presents a hardware-accelerated, interactive liquid physics simulator implemented on the DE1-SoC platform using a hardware/software co-design architecture. To overcome the memory and compute bottlenecks of traditional software-based fluid dynamics, we offload a fluid algorithm to a custom digital accelerator on the Cyclone V FPGA. The ARM Cortex-A9 Processor manages high-level system control and user interaction, while the FPGA fabric executes the core physics engine utilizing an optimized 18-bit fixed-point datapath and localized block RAM (BRAM).




Figure 1: System Block Diagram

## Implementation Status

We were unable to complete the integrated system on hardware. The components were developed individually, and integration was not completed within the project timeline. Therefore, what follows is a description of the design and the components written for it. Source files implementing each component are included in the appendix and were written to express the design directly.

## 2 System Block Diagram

Our system has two halves. The HPS (Hard Processor System) is the ARM Cortex-A9 CPU built into the Cyclone V chip, and it runs our C software. The FPGA fabric is the programmable logic where we place our custom Verilog. The two halves talk to each other over the Avalon bus.

The HPS does not run any physics math. Its only jobs are: read the USB mouse, turn the mouse position into grid coordinates, load the starting cell map at boot, and tell the FPGA when to run each simulation step.

The FPGA contains four blocks. The Particle block is our custom Verilog physics engine. The Global Controller is a top-level FSM; it sequences simulation steps against the VGA refresh and arbitrates traffic on the Avalon bus. The VGA rendering block reads the cell grid and drives the HSYNC, VSYNC, and 8-bit RGB lines to the monitor. The Line block holds the wall geometry, the pixels water cannot pass through, in a dedicated Line Memory.

The cell grid lives in BRAM (Block RAM), which is small on-chip memory inside the FPGA. The Cyclone V provides BRAM in 10 Kb units called M10K blocks. The Particle block stores one 32-bit word per cell, laid out as follows:

Field	Width	Role
<code>CellType</code>	1 b	<code>Blank</code> (0) or <code>Solid</code> (1). The HPS writes this at map load. The physics engine only reads it.
<code>Liquid</code>	18 b	Scalar liquid volume in Q2.16 fixed-point, range [0, 1.25].
<code>Settled</code>	1 b	Set when the cell has stopped changing. The renderer uses it to hide flow indicators on still water.
<code>SettleCount</code>	4 b	Counter that drives the settling heuristic.
<code>isDownFlowing</code>	1 b	Set when this cell and its top neighbor both hold liquid. The VGA block uses it to draw falling streams at full opacity.
<code>Reserved</code>	7 b	Padding to a 32-bit word for aligned memory access.

A second BRAM of the same size holds the per-cell flow scratch buffer, called `Diffs`. We use it during a simulation tick; Section 3.3 explains how. The Verilog FSM computes each cell's neighbor addresses from its  $(x, y)$  index, so we do not need to store neighbor pointers. The Line block holds a third BRAM, Line Memory, which stores the wall geometry.

## 3 Algorithms

The FPGA runs a 2D cellular-automaton liquid solver. The simulation world is a  $W \times H$  grid of cells stored in on-chip BRAM. Each cell holds two pieces of state: a scalar `Liquid` amount, and a one-bit `CellType` flag that marks the cell as `Blank` (can hold water) or `Solid` (a wall). On every tick, a Verilog FSM sweeps the grid. For each `Blank` cell, it applies four flow rules in a fixed order: drain down, spread left, spread right, then push up under pressure.

The work per cell is constant and local. Each cell only reads itself and its four neighbors, so the pipeline produces one evaluated cell per clock once it is full. There is no global solver, no particle list, and no velocity or position state. The only value that changes per step is the `Liquid` amount in each cell.

The HPS never touches the physics. It only handles the control loop: mouse input, startup, Avalon traffic, and frame timing.

We validated our rules and constants against an open-source Unity reference of the same cellular-automaton model[1]. Our Verilog uses identical rules and identical constants. We drop the scaffolding that reference needs for CPU parallelism (per-cell modify fields, entity indexing, sprite-sheet fields), because a single pipelined datapath does not need it.

### 3.1 Cell State and Algorithm Constants

Each cell holds the 32-bit word described in Section 2. At our target size of  $W = H = 64$ , the primary cell memory is  $4096 \cdot 32 = 131,072$  bits, or about 13 M10K blocks. The `Diffs` scratch buffer is the same size. We do not store neighbor pointers. The Verilog FSM computes them from each cell's  $(x, y)$  index with a small adder at the BRAM address port.

The algorithm has six real-valued constants. Each one fits exactly in 18-bit Q2.16 fixed-point, which is the format our Verilog datapath uses.

Constant	Value	Role
<code>MaxLiquid</code>	1.0	Nominal capacity of a cell at atmospheric pressure
<code>MinLiquid</code>	0.005	Threshold below which a cell is treated as empty
<code>MaxCompression</code>	0.25	Maximum extra liquid a cell below may hold
<code>MinFlow</code>	0.005	Flow amounts below this are clamped to zero
<code>MaxFlow</code>	4.0	Upper bound on flow per cell per step
<code>FlowSpeed</code>	1.0	Damping factor, $(0, 1]$

These constants live in the Water Module as Verilog parameters. The HPS cannot change them at runtime. If we later want to tune `FlowSpeed` from software, we can promote it to a writable Avalon register. For now we treat all six as compile-time values.

### 3.2 Flow Rules

Every `Blank` cell that is not `Settled` and holds more than `MinLiquid` liquid runs the four rules below, in order. The pipeline does not overwrite the cell's `Liquid` value directly. Instead, each rule writes its flow  $\phi$  into the shared `Diffs` buffer. A separate second pass applies the accumulated deltas (Section 3.3).

#### Rule 1 — Downward Flow (Gravity)

If the bottom neighbor is `Blank`, the cell tries to fill it to the equilibrium level  $V(r, d)$ :

$$V(r, d) = \begin{cases} \text{MaxLiquid}, & s \leq \text{MaxLiquid} \\ \frac{\text{MaxLiquid}^2 + s \cdot \text{MaxCompression}}{\text{MaxLiquid} + \text{MaxCompression}}, & \text{MaxLiquid} < s < 2 \text{MaxLiquid} + \text{MaxCompression} \\ \frac{s + \text{MaxCompression}}{2}, & \text{otherwise} \end{cases} \quad (1)$$

Here  $r$  is the liquid left in the source cell,  $d$  is the liquid already in the bottom cell, and  $s = r + d$ . The flow is  $\phi = V(r, d) - d$ , clamped to  $[0, \min(\text{MaxFlow}, r)]$  and scaled by `FlowSpeed`.

The three cases describe how pressure stacks up. If the column is under-filled (case 1), the bottom takes everything. If it is a little over-full (case 2), the bottom holds `MaxCompression` more than the top. If it is very over-full (case 3), the bottom splits the excess evenly plus the compression bias.

## Rule 2 — Horizontal Flow (Spreading)

With whatever liquid  $r$  is left after Rule 1, the cell spreads sideways into any **Blank** neighbor:

$$\phi_\ell = \frac{r - d_\ell}{4}, \quad \phi_r = \frac{r - d_r}{3}. \quad (2)$$

Each flow is clamped to  $[0, \min(\text{MaxFlow}, r)]$  and scaled by **FlowSpeed**. The reference divides by 4 on the left and 3 on the right, which gives resting pools a small rightward drift. We make the divisor a parameter in hardware. That way we can either match the reference exactly (for validation) or symmetrize to /4 on both sides (for correctness). Dividing by 4 is a free right shift; dividing by 3 takes one DSP multiplier.

## Rule 3 — Upward Flow (Pressure)

If the cell still holds more liquid than it should after Rules 1 and 2, and its top neighbor is **Blank**, it pushes the excess upward:

$$\phi_{\text{top}} = r - V(r, d_{\text{top}}). \quad (3)$$

Again clamped and **FlowSpeed**-scaled. This reuses the same  $V$  function as Rule 1. That matters for hardware: we build  $V$  once as a shared combinational block and share it between Rules 1 and 3.

## 3.3 Two-Pass Update Scheme

One simulation tick runs as two FSM states in the Global Controller. Each state sweeps the whole grid once.

1. **Evaluate.** For every non-**Solid** cell  $(x, y)$  in raster order, the physics pipeline computes the four flows. Each flow  $\phi$  subtracts from **Diffs** $[x, y]$  and adds to **Diffs** $[x', y']$ , where  $(x', y')$  is the neighbor receiving the flow. The **Liquid** BRAM is read but never written during this pass.
2. **Commit.** A second sweep reads each  $(\text{Liquid}[x, y], \text{Diffs}[x, y])$  pair, adds them, writes the new value into the cell BRAM, and clamps any result below **MinLiquid** to zero. The **Diffs** BRAM is cleared as a side effect.

Splitting evaluate from commit makes the update order-independent. Every cell sees the same snapshot of the grid. This gives us an advantage over how the Unity reference solves the same ordering problem. Instead of one shared **Diffs** buffer, it gives every cell five modify fields (**modifySelf**, **modifyBottom**, **modifyTop**, **modifyLeft**, **modifyRight**). During its parallel evaluate pass, each CPU thread only writes into its own cell's fields, so threads never collide. That works, but it costs about  $5\times$  the scratch memory (around 66 Kb versus our 13 Kb). We only process one cell per clock, so the races that scheme is guarding against cannot happen for us, and one shared buffer is enough.

## 4 Resource Budgets

We are using the DE1-SoC board with the Cyclone V SE A5 chip. The maximum available resources for the chip and board are shown in Figure 2 and Figure ??.

Product Line		Cyclone V SE SoCs <sup>1</sup>			
		5CSEA2	5CSEA4	5CSEA5	5CSEA6
Resources	LEs (K)	25	40	85	110
	ALMs	9,430	15,880	32,070	41,910
	Registers	37,736	60,376	128,300	166,036
	M10K memory blocks	140	270	397	557
	M10K memory (Kb)	1,400	2,700	3,970	5,570
	MLAB memory (Kb)	138	231	480	621
	Variable-precision DSP blocks	36	84	87	112
	18x18 multipliers	72	168	174	224

Figure 2: Maximum Resources for Cyclone V SE A5

For our water particles, we used 32 bits or 4 bytes of data to represent each pixel particle. All arithmetic was performed 18×18 fixed-point format to fit the 18×18 multipliers on the board and limit resource demand. We estimated needed around **20 M10K** memory blocks needed, and ended up using **36 M10K memory blocks** (as seen in Fig. 3, still only 9% of what is available on the Cyclone chip.

The results in figure 3 are from the Quartus Prime Fitter report for the full SoC system including our water simulator design module, the Platform Designer-generated interconnect, and the HPS block.

Flow Summary	
<<Filter>>	
Top-level Entity Name	soc_system_top
Family	Cyclone V
Device	5CSEMA5F31C6
Timing Models	Final
Logic utilization (in ALMs)	1,062 / 32,070 ( 3 % )
Total registers	947
Total pins	362 / 457 ( 79 % )
Total virtual pins	0
Total block memory bits	290,816 / 4,065,280 ( 7 % )
Total DSP Blocks	2 / 87 ( 2 % )
Total HSSI RX PCSs	0
Total HSSI PMA RX Deserializers	0
Total HSSI TX PCSs	0
Total HSSI PMA TX Serializers	0
Total PLLs	0 / 6 ( 0 % )
Total DLLs	1 / 4 ( 25 % )

Figure 3: Post-Synthesis Quartus resource report

Out of the 1062 total ALMs used by our system, 797 were dedicated to the whole water simulator block (controller, physics engine, and particle memory). The physics engine (PE) consumed the most in terms of logic with 413 ALMs and 689 combinational LUTs. This was **40%** of the total ALM budget for the water simulator. The high usage is expected because our implementation of the PE used two cascaded Q2.16 multiples, three comparators, and multiple adders.

The BRAM for the cells consumed 26 M10K blocks (208,896 bits for 4096\*32-bit dual-port storage) and the diff BRAM consumed 10 M10K blocks (81,920 bits for 4096\*20-bit signed storage). The VGA renderer block only consumed 45 ALMs and 51 registers.

#### 4.1 Timing Analysis

Timing analysis was performed with the Quartus Prime Timing Analyzer tool, and we used the Slow 1100mV 85 model, similar to lab 3. Figures 4 and 5 show the timing of our system with the *Fmax* and *slack* key variables.

Slow 1100mV 85C Model			
	Fmax	Restricted Fmax	Clock Name
1	25.14 MHz	25.14 MHz	clock_50_1
2	1184.83 MHz	717.36 MHz	soc_system:soc_system0 soc_system_hps_0...inst hps_sdram_pll pll afi_clk_write_clk   li

Figure 4: Post-Synthesis Quartus Fmax report

Slow 1100mV 85C Model			
	Clock	Slack	End Point TNS
1	clock_50_1	-19.779	-945.024
2	soc_system:soc_system0 soc_system_hps_0...inst hps_sdram_pll pll afi_clk_write_clk	1.730	0.000

Figure 5: Post-Synthesis Quartus slack report

The  $-19.779$  ns setup slack and 23.53 MHz Fmax figure are below violate our timing conditions: [1] no negative slack, and [2] minimum Fmax of 50 Mhz. We believe the failures are caused by unresolved

cross-clock domain paths involving the clock\_50\_1 fabric domain (seen in 5). The rest of the paths had a healthy slack above zero but the major negative slack came from a violation in the setup path.

Another estimate for the timing failure is the large combinatorial path taken in the physics engine. We attempted to address this issue by pipelining the path, but our Fmax and slack still fell below the requirements. We successfully converted the .sof file to .rbf for the FPGA's SD card boot to add our module to the board, but our system did not run successfully.

## 5 Register Map

The HPS sees the simulator as a 32-bit Avalon-MM slave peripheral. Software communicates with the FPGA through a small set of control/status registers plus one bulk memory window that exposes the 64×64 cell grid.

Control registers occupy the low address page. The HPS uses them to start a simulation step, clear or reload the world state, pass in mouse-derived grid coordinates, and configure how the VGA output should render the water state. The bulk cell state itself lives in a BRAM-backed memory window beginning at `GRID_MEM_BASE`. This arrangement is similar to the Lab 3 example. A few low address act like device registers, while a larger memory region holds the state that the custom hardware consumes and renders.

### 5.1 Register Map

Table 1 summarizes the register map. Each register is 32 bits wide and is accessed at its byte offset from the peripheral base.

Offset	Register	R/W	Fields used	Used by
0x0000	CTRL_REG	W	[1] RESET, [2] LOAD_MAP, [4] BRUSH_APPLY (write-one-pulse)	reset_fpga(), load_empty_map(), brush_apply()
0x0004	STATUS_REG	R	[0] BUSY, [2] MAP_READY (polled during startup)	reset_fpga(), load_empty_map()
0x000C	MOUSE_POS_REG	W	[15:0] $x$ , [31:16] $y$	brush_apply()
0x0010	BRUSH_CFG_REG	W	[1:0] tool, [15:8] radius, [31:16] liquid (Q2.16 low 16 bits)	brush_apply()
0x0014	STEP_CFG_REG	R/W	[0] AUTO_RUN = 1, [1] FRAME_LOCK = 1, [15:8] STEPS_PER_FRAME = 1	configure_runtime()
0x0040	VGA_CTRL_REG	R/W	[0] ENABLE = 1	configure_runtime()
0x1000–0x4FFC	GRID_MEM	R/W	4096 × 32-bit cell words; cell ( $x, y$ ) at $0x1000 + 4(64y + x)$	load_empty_map()

Table 1: Register interface as exercised by the software.

### 5.2 Meaning of one GRID\_MEM word

Each entry in `GRID_MEM` is one 32-bit word, matching the cell layout introduced earlier in the document. Packing the cell into a single word keeps all HPS accesses naturally aligned and makes software initialization straightforward.

Bits	Field	Meaning
[0]	CellType	0 for blank, 1 for solid. Software sets this when loading the map.
[18:1]	Liquid	18-bit Q2.16 fixed-point liquid amount used by the physics engine.
[19]	Settled	Indicates that the cell has reached a quiescent state and may be rendered differently in debug mode.
[23:20]	SettleCount	Small counter used by the settling heuristic.
[24]	isDownFlowing	Flow-visualization flag for the VGA block.
[31:25]	Reserved	Reserved for future use, such as extra visualization or brush metadata.

Table 2: Packing of one cell word in `GRID_MEM`.

## 6 Software

### 6.1 Overview

The host-side software runs on the ARM Cortex-A9 of the DEC-SoC and communicates with the simulator peripheral through the Avalon-MM register interface. It is organized into three source files. `water_sim.h` declares the register map, the packed cell word layout, and the `ioctl` commands exposed by the kernel driver. `mouse_io.c` handles raw USB mouse input, accumulating PS/2 packets into a pixel-space cursor and converting that cursor to grid coordinates. `main.c` is the top level program: it brings up the FPGA, enters a steady-state loop that translates mouse events into brush commands, and tears down cleanly on Ctrl-C.

### 6.2 `main.c`: Top-Level Program

`main.c` runs in three distinct phases, illustrated in Figure 6: a one-time **setup** phase that brings the FPGA up and switches it into autonomous mode; a **runtime** loop that runs until SIGINT is received; and a one-time **teardown** phase that resets the FPGA and releases resources.




Figure 6: Three-phase structure of `main.c`: setup, runtime, teardown.

The three phases are described in the subsections that follow. Each phase is implemented as a small number of helper functions whose names appear in the **Used by** column of Table 1; together they exercise the subset of the Avalon register interface.

#### 6.2.1 Setup

Setup is a one-time sequence of four function calls executed in order, each gated on the previous one succeeding (Figure 7). The phase moves the FPGA from power-on into a known steady state in which the simulation is running autonomously and the cell grid is fully initialized.




Figure 7: The four setup steps, with the FPGA-facing operations annotated in red.

`open_devices()` Opens two file descriptors: `/dev/water_sim`, the character device exposed by the kernel driver, and `/dev/input/mice`, the USB mouse.

`reset_fpga()` Pulses `CTRL_RESET`, then polls `STATUS_BUSY` with a 100ms timeout. This ensures the controller has cleared its FSM state and the cell Liquid fields before the next step.

`load_empty_map()` Writes 4096 cells one at a time, each as `PACK_CELL_BLANK(0)` (blank type, zero liquid). Then pulses `CTRL_LOAD_MAP` and polls `STATUS_MAP_READY` to confirm the wall geometry has been latched internally. The cell-by-cell write loop is the slowest step (one `ioctl` per cell), but runs only once at startup; total cost is on the order of 100 ms.

`configure_runtime()` The architectural pivot point of the program. Writes `STEP_CFG_REG` with `AUTO_RUN`, `FRAME_LOCK`, and `STEPS_PER_FRAME` all set to 1, then enables video by writing `VGA_CTRL_REG` bit 0. After this single configuration write, the controller is in autonomous mode: it advances the simulation on its own, one tick per `VSYNC`, without further intervention from the HPS. The software never issues a `STEP` command after setup completes.

## 6.2.2 Runtime

Once setup is complete, the program enters a two-function loop that continues until `SIGINT` clears the `running` flag (Figure 8). The loop's job is narrow: read one mouse event, dispatch it to the appropriate brush command, repeat.




Figure 8: The runtime loop. Each iteration consumes one mouse event and produces one or more `BRUSH_APPLY` `ioctl` calls.

`mouse_poll()` Blocks on the mouse file descriptor until a packet arrives. Returns the parsed event in a `mouse_event_t` struct already populated with grid-space coordinates.

`handle_mouse_event()` Dispatches based on which button is held: left-click events become `brush_apply()` calls with the `ADD` tool, middle-click events with `ERASE`, and right-click events with `WALL`. Right-click drags trigger an additional step: because mouse samples can jump several grid cells between consecutive events, the software interpolates between sample points using a Bresenham line rasterizer and fires one brush per cell along the line. This produces a continuous wall rather than a dotted one.

Each brush event becomes one `ioctl` call that writes `MOUSE_POS_REG`, `BRUSH_CFG_REG`, and pulses `CTRL_BRUSH_APPLY` as a single atomic operation. The kernel driver bundles the three register writes into one compound operation so the FPGA never observes a half-applied brush command. Walls modify each cell's `CellType` field; water and erase events modify the `Liquid` field.

### 6.2.3 Teardown

When the user sends `SIGINT` (typically via `Ctrl-C`), the signal handler clears the `running` flag. Because the signal handlers are installed without `SA_RESTART`, the blocking `read()` inside `mouse_poll()` returns `-1` with `errno = EINTR`, breaking the main loop and falling through to `teardown`

`ctrl_pulse(CTRL_RESET)` Pulses `RESET` so the next run of the program starts from a clean controller state. Errors are logged but otherwise ignored — the program is exiting anyway, and a failed reset is better than refusing to release the kernel driver.

`close(water_fd)` Releases the kernel driver file descriptor.

`mouse_cleanup()` Closes `/dev/input/mice` and resets internal cursor tracking state.

After `teardown` returns, `main()` returns 0 and the process exits.

## 6.3 Mouse I/O

The Mouse I/O module is the input adapter between the raw USB mouse stream and the higher-level brush logic in `main.c`. As shown in Figure 9, it consumes button state and relative movement from `/dev/input/mice`, maintains a cursor in screen space, and returns a compact `mouse_event_t` containing the current grid position and requested action.




Figure 9: Mouse I/O datapath. Raw mouse movement is accumulated into a pixel cursor, converted to grid coordinates, and combined with button state to produce the action and drag metadata consumed by `main.c`.

`mouse_init()` Opens `/dev/input/mice`, initializes the pixel-space cursor to the center of the  $640 \times 480$  screen, and clears any previous right-drag state.

`mouse_poll()` Blocks until one 3-byte mouse packet arrives. It treats the X and Y bytes as signed deltas, accumulates them into the pixel cursor, clamps the cursor to the visible screen, and scales it into a  $64 \times 64$  grid coordinate pair `grid_x`, `grid_y`.

**Action mapping** The button bits are translated into simulator actions. Left click becomes `MOUSE_ADD_WATER`; right click becomes `MOUSE_DRAW_WALL`; no relevant button becomes `MOUSE_NONE`. The implementation also supports middle click as `MOUSE_ERASE`, which is omitted from the simplified diagram.

**Drag metadata** For right-click wall drawing, the module stores the previous grid position and returns it as `prev_gx`, `prev_gy`. `main.c` uses the previous and current points to draw a Bresenham line of wall cells, so fast mouse movement still produces continuous walls.

This separation keeps the runtime loop in Section 6.2.2 clean: `main.c` only sees grid-space events and does not need to parse PS/2 packet bits, track screen coordinates, or remember drag state itself.

## 7 Hardware Implementation (FPGA)

### 7.1 Overview

The FPGA side implements the parts of the simulator that must run every frame: the liquid update engine, the on-chip memories that hold simulation state, and the VGA renderer. At the top level, `water_simulator` combines the Avalon-MM register interface, the Global Controller FSM, the Liquid Flow Processing Element, Cell BRAM, Diffs BRAM, and the VGA output path. The HPS sends setup and brush commands through registers, while the FPGA performs the repeated evaluate and commit passes locally.

The hardware is organized around the two-pass update scheme from Section 3.3. During evaluate, the controller reads a stable snapshot of the cell grid, runs the combinational flow PE, and accumulates signed deltas in Diffs BRAM. During commit, it applies those deltas back into Cell BRAM and clears the scratch entries for the next tick. The VGA renderer reads the same cell state to display the grid, so the design also has to arbitrate memory access between simulation updates and video output.

### 7.2 Global Controller FSM

The Global Controller FSM is the scheduler for the FPGA-side simulator. It sits between the Avalon-MM register interface, the Cell BRAM, the Diffs BRAM, the flow-rule PE, and the VGA renderer. In the idle state, the HPS owns Cell BRAM Port A, so software can initialize `GRID_MEM` or issue brush edits. When software pulses a control bit, or when auto-run is enabled and the next frame boundary arrives, the controller takes ownership of the memory ports and runs the requested hardware operation.

FSM state	Role in the simulator
<code>S_IDLE</code>	Releases Cell BRAM Port A to the HPS, clears <code>BUSY</code> , and waits for <code>CTRL_RESET</code> , <code>CTRL_LOAD_MAP</code> , <code>CTRL_BRUSH_APPLY</code> , a manual step pulse, or an auto-run step.
<code>S_RESET_SWEEP</code>	Sweeps all 4096 cells, preserves each cell's <code>CellType</code> , clears liquid/book-keeping fields, and clears the corresponding Diffs BRAM entry.
<code>S_MAP_LOAD</code>	Marks the current software-written map as ready by asserting <code>STATUS_MAP_READY</code> . In the present RTL, the wall information already lives in the packed Cell BRAM word.
<code>S_BRUSH_READ</code> , <code>S_BRUSH_LATCH</code> , <code>S_BRUSH_WRITE</code>	Performs a small read-modify-write operation for one mouse brush command. Add-water saturates the liquid amount, erase clears liquid, and wall writes a solid cell.
<code>S_EVALUATE</code>	Sweeps the grid in raster order, reads the current cell and its neighbors, runs the flow-rule PE, and accumulates the resulting signed deltas into Diffs BRAM.
<code>S_COMMIT</code>	Sweeps the grid again, adds each stored diff to the cell's liquid field, writes the updated packed cell word back to Cell BRAM, and clears the diff entry.
<code>S_VBLANK_WAIT</code>	Holds completion until the next <code>VSYNC</code> edge when frame-lock is enabled, reducing the chance that VGA reads the grid midway through an update.

Table 3: Global Controller FSM states.

The most important runtime sequence is `S_EVALUATE` followed by `S_COMMIT`. In `S_EVALUATE`, the controller maintains both a two-dimensional cursor  $(p_x, p_y)$  and a flattened cell index. For each cell, it issues a Cell BRAM read for the center cell and a Diffs BRAM read for the center diff, then uses Cell BRAM Port B to fetch the bottom, left, and right neighbor words. Boundary flags such as `has_bot_lat` and `has_left_lat` are generated from the cursor position so the PE does not flow outside the  $64 \times 64$  grid.

After the PE output is valid, the controller registers the PE result before writing it back. This extra pipeline register shortens the critical path from the cell-word registers through the PE logic to the memory write signals. The self-diff is accumulated first at the current cell address. Neighbor diffs are then accumulated through read-modify-write cycles. Since the current Diffs BRAM is single-port, the controller cannot read one diff entry and write another in the same cycle; therefore, bottom, left, and right neighbor updates are serialized using the main `phase` counter and the small `nb_phase` epilogue.

### 7.3 Liquid Flow Processing Element (Particle Accelerator)

The Processing Element (PE) is the combinational core of the physics engine. Given one cell and the liquid amounts of its four orthogonal neighbors, the PE computes the four flow rules described in Section 3.2 and outputs five signed Q2.16 deltas: one for the cell itself (`diff_self`) and one for each neighbor that received liquid (`diff_bottom`, `diff_left`, `diff_right`, `diff_top`). The PE never writes to the cell BRAM directly; its outputs feed the shared `Diffs` scratch buffer, and the separate commit pass applies them (Section 3.3).




Figure 10: Block-level I/O diagram of liquid flow processing element. The center cell and each neighbor’s liquid, type, and boundary-valid inputs are entered on the left. The diagram labels the four neighbor diffs on the right; the RTL port list also includes `diff_self`, which records the corresponding loss from the source cell.

#### Interface

Table 4 summarizes the PE port list. The `has_x` flags are boundary guards: the Global Controller deasserts them when the cell sits on the corresponding edge of the 64×64 grid, which causes the PE to skip the rule for that direction entirely.

Port	Width Type	Description
<code>cell_in</code>	24-bit struct	Packed center cell ( <code>CellType</code> , <code>Liquid</code> , <code>Settled</code> , <code>SettleCount</code> ).
<code>top_liquid</code> , <code>bottom_liquid</code> , <code>left_liquid</code> , <code>right_liquid</code>	18 b unsigned	Neighbor liquid amounts (Q2.16).
<code>top_type ... right_type</code>	1 b enum	<code>CELL_BLANK</code> or <code>CELL_SOLID</code> .
<code>has_top ... has_right</code>	1 b	Boundary valid flags (0 at grid edges).
<code>cell_out</code>	24-bit struct	Updated bookkeeping fields ( <code>Settled</code> , <code>SettleCount</code> ); <code>Liquid</code> unchanged.
<code>diff_self</code> , <code>diff_top</code> , <code>diff_bottom</code> , <code>diff_left</code> , <code>diff_right</code>	20 b signed	Signed Q2.16 flow deltas for the <code>Diffs</code> BRAM.
<code>flow_directions</code>	4 b	One-hot mask of directions in which flow occurred.
<code>unsettle_neighbors</code>	1 b	Asserted when any flow moved; the controller clears the <code>Settled</code> flag on all four neighbors.

Table 4: Liquid Flow PE port summary.

## Datapath

The PE is purely combinational. All arithmetic uses a 20-bit signed `flow_t` type (two guard bits above the 18-bit `liquid_t`) to accommodate negative self-deltas without overflow. The four rules execute sequentially within a single `always_comb` block, each one decrementing a running `remaining` register:

1. **Rule 1 — Downward (gravity).** If `has_bottom` and the bottom cell is `CELL_BLANK`, compute the vertical equilibrium target  $V(r, d)$  (Equation 1), subtract the bottom cell’s current level, clamp via `clamp_positive_flow`, and scale by `FlowSpeed`. The result goes to `diff_bottom`; `remaining` and `diff_self` are decremented by the same amount.
2. **Rule 2a — Spread left.** Compute  $\delta = \text{remaining} - d_\ell$  and divide by 4 via a two-bit arithmetic right-shift (`fp_div4`), costing zero DSP blocks. Clamp and apply as before.
3. **Rule 2b — Spread right.** Same structure as Rule 2a. When the parameter `USE_RIGHT_DIV3` is set (the default), the divisor is 3 instead of 4, implemented as a multiplication by the reciprocal constant  $\text{INV3} = \lceil 2^{16}/3 \rceil = 21845$ . This consumes one  $18 \times 18$  DSP multiplier and faithfully reproduces the slight rightward drift present in the Unity reference. Setting `USE_RIGHT_DIV3 = 0` substitutes a free shift, saving one DSP block at the cost of symmetric spreading.
4. **Rule 3 — Upward (pressure).** Reuses the same `vertical_target` function as Rule 1:  $\phi_{\text{top}} = \text{remaining} - V(\text{remaining}, d_{\text{top}})$ . Because  $V$  is shared combinational logic, Rules 1 and 3 together need only two instances of the three-case mux and the `INV1P25` multiplier.

After all four rules, the PE runs a settling heuristic. If no flow occurred and `remaining` equals the original `start_value`, `SettleCount` is incremented (saturating at 15). When `SettleCount` reaches the threshold of 10, `Settled` is set, and future ticks skip this cell entirely until a neighbor’s flow clears the flag.




Figure 11: PE internal datapath. The `remaining` register threads through bottom gravity, left spread, right spread, and top pressure in series. The right-spread box should be read as Rule 2b and the top-pressure box as Rule 3; each stage subtracts its clamped flow from `remaining` and adds it to the corresponding neighbor diff.

## Fixed-Point Arithmetic

The package `liquid_flow_pkg` (also duplicated as `flow_rules_pkg`) defines all shared arithmetic. Key functions:

Function	Implementation	DSP cost
<code>fp_mul(a, b)</code>	$a \times b \gg 16$ (40-bit intermediate)	1 DSP block
<code>fp_div2(v)</code>	$v1$ (arithmetic right-shift)	0
<code>fp_div4(v)</code>	$v2$	0
<code>fp_div3(v)</code>	<code>fp_mul(v, INV3)</code> where $INV3 = 21\ 845$	1 DSP block
<code>clamp_flow</code>	$\max(0, \min(candidate, maxflow, remaining))$	0 (comparators)
<code>vertical_target</code>	3-case mux using <code>fp_mul</code> and <code>fp_div2</code>	shared with Rules 1 & 3

## 7.4 BRAM Organization

The FPGA design stores the simulation state in two on-chip BRAM structures inside `water_simulator`: the persistent `Cell BRAM` and the per-tick `Diffs BRAM`. Separating these memories is what makes the two-pass update scheme practical. During the evaluate pass, the physics logic reads a stable snapshot from `Cell BRAM` and writes only signed changes into `Diffs BRAM`. During the commit pass, the controller combines each cell value with its accumulated diff, writes the updated cell back, and clears the diff entry for the next tick.

### Cell BRAM

`Cell BRAM` is the main grid memory. It is implemented as a true dual-port synchronous memory with 4096 entries, one for each cell in the  $64 \times 64$  simulation grid. Each entry is a 32-bit packed cell word, so the raw storage cost is  $4096 \times 32 = 131,072$  bits. The word contains `CellType`, the 18-bit `Q2.16 Liquid` amount, `Settled`, `SettleCount`, `isDownFlowing`, and reserved bits, matching Table 2.

Port A is shared between the HPS Avalon-MM interface and the physics controller. When the FSM is idle, `hps_owns_porta` is asserted, so software can initialize or inspect `GRID_MEM`. During reset, evaluate, commit, and brush operations, the physics controller owns Port A and uses it for cell reads and writes. Port B is read-only in this design. It normally feeds the VGA renderer, but the physics FSM temporarily borrows it during evaluate phases to read neighboring cells without needing extra copies of the grid.

### Diffs BRAM

`Diffs BRAM` is the scratch buffer for one simulation tick. It has the same 4096-entry address space as `Cell BRAM`, but each entry is a 20-bit signed `Q2.16 delta`, giving a raw storage cost of  $4096 \times 20 = 81,920$  bits. The extra signed guard bits let the design represent negative self-deltas such as `diff_self` without overflowing the 18-bit unsigned liquid format.

The evaluate pass accumulates PE outputs into this buffer. For example, if liquid moves from cell  $(x, y)$  into its bottom neighbor, the controller adds a negative delta to `Diffs[x, y]` and a positive delta to the bottom neighbor's diff entry. Because the current RTL uses a single-port `diff_bram`, neighbor updates are done as read-modify-write sequences across multiple phases. The commit pass then reads `Cell BRAM[i]` and `Diffs BRAM[i]`, computes the new liquid amount, writes the packed cell word back to `Cell BRAM`, and clears `Diffs BRAM[i]` to zero.

## 7.5 VGA Renderer

The VGA renderer (`vga_renderer.sv`) is the SystemVerilog module responsible for converting the contents of the cell grid into a continuous  $640 \times 480$  VGA signal. It reads one 32-bit cell word per pixel from its BRAM read port, decodes the cell's type and liquid amount into an RGB color, and drives the timing signals expected by the DE1-SoC's ADV7123 video DAC. The module exposes 11 ports: `clk`, `reset`, a paired BRAM read interface (`grid_rd_addr/grid_rd_data`), and the eight VGA output signals (RGB and the five sync/timing lines). The renderer has no concept of where in the FPGA the cell BRAM lives; address and data are wired at the top level (Figure 12).




Figure 12: Port interface of the VGA renderer module.

### 7.5.1 Screen Geometry

The renderer's first design choice is how to map the  $64 \times 64$  grid onto a  $640 \times 480$  screen. We render each cell as a  $7 \times 7$  pixel block:  $64 \text{ cells} \times 7 \text{ pixels} = 448$ , which fits inside the 480-pixel vertical with a 16-pixel border above and below. Seven is the largest block size for which  $64N \leq 480$ ; an 8-pixel block would overflow. Horizontally, the same 448-pixel sim area is centered in the 640-pixel width with 96-pixel borders on each side (Figure 13).




Figure 13: Mapping a  $64 \times 64$  cell grid into a  $448 \times 448$  region centered on a  $640 \times 480$  screen.

### 7.5.2 Counter Walking for Divide-by-Seven

Computing the cell index from the pixel position naively would require `cell_x = pixel_x / 7`, a non-power-of-two integer divide that would either need a multi-cycle iterative divider or a wide LUT cascade in hardware. The renderer avoids the divide entirely by walking two counters in parallel: `pix_in_cell_x` cycles through  $0 \rightarrow 6 \rightarrow 0$ , and on each rollover, `cell_x` increments by one (Figure 14). The rollover *is* the division. In synthesis, this reduces to one comparator and one adder per axis — no DSPs, no iterative state.




Figure 14: Counter walking: `pix_in_cell_x` sawtooths from 0 to 6, and each rollover increments `cell_x`.

## References

- [1] BroMayo. unity-dots-ca-watersim: A cellular automata water simulation using Unity DOTS. <https://github.com/BroMayo/unity-dots-ca-watersim>, 2023.

# A Appendix - Source Code Listings

## A.1 RTL(.sv) codes (Hardware(FPGA))

```
1 // =====
2 // liquid_flow_main.sv --- Top-level Avalon-MM water simulator peripheral
3 //
4 // Instantiates:
5 //   • vga_renderer (owns cell BRAM Port B; has internal vga_counters)
6 //   • flow_rules_v2 (combinational physics PE; imported pkg = flow_rules_pkg_v2)
7 //   • cell_bram (true dual-port, 4096 × 32-bit)
8 //   • diff_bram (single-port, 4096 × 20-bit signed)
9 //   • Global Controller FSM
10 //
11 // Avalon-MM register map (word address = byte_offset >> 2)
12 //   0x0000 CTRL_REG [0]=step [1]=reset [2]=load_map
13 // [3]=done_ack [4]=brush_apply
14 //   0x0001 STATUS_REG [0]=busy [1]=done [2]=map_ready [4:3]=phase
15 //   0x0002 GRID_SIZE_REG RO {16'd64, 16'd64}
16 //   0x0003 MOUSE_POS_REG [15:0]=grid_x [31:16]=grid_y
17 //   0x0004 BRUSH_CFG_REG [1:0]=tool [15:8]=radius [31:16]=liquid_lo16
18 //   0x0005 STEP_CFG_REG [0]=auto_run [1]=frame_lock [15:8]=steps_per_frame
19 //   0x0006 TICK_COUNT_REG RO
20 //   0x0010 VGA_CTRL_REG [0]=vga_enable (byte 0x0040 >> 2)
21 //   0x0400--0x13FF GRID_MEM 4096 × 32-bit cell words
22 //
23 // Evaluate FSM timing (9 cycles per cell):
24 //   Ph0 : issue Port-A read (center word) + diff-BRAM read (center diff)
25 //   Ph1 : latch center word & diff; issue Port-B read → bottom neighbor
26 //   Ph2 : latch bottom word; issue Port-B read → left neighbor
27 //   Ph3 : latch left word; issue Port-B read → right neighbor
28 //   Ph4 : latch right word; PE combinational result valid; REGISTER PE outputs
29 //   Ph5 : PE outputs stable (registered); write cell_word_out_r (Port-A)
30 // write diff_self_r accumulated with center_diff (diff BRAM)
31 //   Ph6 : diff RMW for bottom neighbor (uses pe_diff_bottom_r)
32 //   Ph7 : diff RMW for left neighbor (uses pe_diff_left_r)
33 // nb_epilogue: diff RMW for right neighbor (uses pe_diff_right_r); advance cell
34 //
35 // The one-cycle pipeline register on PE outputs (Ph4→Ph5) breaks the
36 // critical path:
37 // Before: center_word regs → 689 LUTs of PE logic → diff/cell write regs
38 // (~42 ns, Fmax 23 MHz)
39 // After: center_word regs → PE logic → pe*_r regs (half path, ~20 ns)
40 // pe*_r regs → write regs (trivial, ~1 ns)
41 // =====
42
43 `default_nettype none
44
45 module water_simulator
46 import flow_rules_pkg_v2::*;
47 (
48 input logic clk,
49 input logic reset,
50
51 // Avalon-MM slave (32-bit data, 14-bit word address)
52 input logic [13:0] address,
53 input logic write,
54 input logic read,
55 input logic chipselect,
56 input logic [31:0] writedata,
57 output logic [31:0] readdata,
58
59 // VGA outputs (driven by vga_renderer)
60 output logic [7:0] VGA_R, VGA_G, VGA_B,
61 output logic VGA_CLK, VGA_HS, VGA_VS,
62 output logic VGA_BLANK_n, VGA_SYNC_n
63 );
64
65 // -----
66 // Local parameters
67 // -----
68 localparam int GRID_N = 64 * 64; // 4096
69 localparam int ADDR_W = 12; // log2(4096)
70
71 // Avalon word addresses
72 localparam logic [13:0] WA_CTRL = 14'h0000;
73 localparam logic [13:0] WA_STATUS = 14'h0001;
74 localparam logic [13:0] WA_GRID_SIZE = 14'h0002;
75 localparam logic [13:0] WA_MOUSE_POS = 14'h0003;
76 localparam logic [13:0] WA_BRUSH_CFG = 14'h0004;
77 localparam logic [13:0] WA_STEP_CFG = 14'h0005;
78 localparam logic [13:0] WA_TICK_COUNT = 14'h0006;
79 localparam logic [13:0] WA_VGA_CTRL = 14'h0010; // 0x40 >> 2
```

```

80 localparam logic [13:0] WA_GRID_BASE = 14'h0400; // 0x1000 >> 2
81 localparam logic [13:0] WA_GRID_TOP  = 14'h13FF; // 0x4FFC >> 2
82
83 // -----
84 // Control / config registers
85 // -----
86 logic      ctrl_step, ctrl_reset, ctrl_load_map,
87            ctrl_done_ack, ctrl_brush_apply;
88
89 logic      auto_run;
90 logic      frame_lock;
91 logic [7:0] steps_per_frame;
92 logic [5:0] mouse_gx, mouse_gy;
93 logic [1:0] brush_tool; // 01=add 10=erase 11=wall
94 logic [7:0] brush_radius;
95 logic [15:0] brush_liquid; // low 16 bits of Q2.16 amount
96 logic      vga_enable;
97
98 // Status (written by FSM)
99 logic      status_busy, status_done, status_map_ready;
100 logic [1:0] status_phase;
101 logic [31:0] tick_count;
102
103 // HPS owns Port A when the FSM is idle
104 logic      hps_owns_porta;
105
106 // -----
107 // Avalon register writes
108 // -----
109 always_ff @(posedge clk) begin
110     ctrl_step      <= '0;
111     ctrl_reset     <= '0;
112     ctrl_load_map  <= '0;
113     ctrl_done_ack  <= '0;
114     ctrl_brush_apply <= '0;
115
116     if (reset) begin
117         auto_run      <= '0;
118         frame_lock    <= '0;
119         steps_per_frame <= 8'd1;
120         mouse_gx      <= '0;
121         mouse_gy      <= '0;
122         brush_tool    <= '0;
123         brush_radius  <= '0;
124         brush_liquid  <= '0;
125         vga_enable    <= '0;
126     end else if (chipselct && write) begin
127         case (address)
128             WA_CTRL: begin
129                 ctrl_step      <= writedata[0];
130                 ctrl_reset     <= writedata[1];
131                 ctrl_load_map  <= writedata[2];
132                 ctrl_done_ack  <= writedata[3];
133                 ctrl_brush_apply <= writedata[4];
134             end
135             WA_MOUSE_POS: begin
136                 mouse_gx <= writedata[5:0];
137                 mouse_gy <= writedata[21:16];
138             end
139             WA_BRUSH_CFG: begin
140                 brush_tool    <= writedata[1:0];
141                 brush_radius  <= writedata[15:8];
142                 brush_liquid  <= writedata[31:16];
143             end
144             WA_STEP_CFG: begin
145                 auto_run      <= writedata[0];
146                 frame_lock    <= writedata[1];
147                 steps_per_frame <= writedata[15:8];
148             end
149             WA_VGA_CTRL: begin
150                 vga_enable <= writedata[0];
151             end
152             default: ;
153         endcase
154     end
155 end
156
157 // -----
158 // Avalon register reads
159 // -----
160 always_comb begin
161     readdata = '0;
162     if (chipselct && read) begin
163         if (address >= WA_GRID_BASE && address <= WA_GRID_TOP)

```

```

164     readdata = cell_a_rdata;
165     else case (address)
166         WA_STATUS:    readdata = {27'h0, status_phase,
167                             status_map_ready, status_done, status_busy};
168         WA_GRID_SIZE: readdata = {16'd64, 16'd64};
169         WA_TICK_COUNT: readdata = tick_count;
170         default:     readdata = '0;
171     endcase
172 end
173 end
174
175 // -----
176 // Cell BRAM --- true dual-port, 4096 × 32-bit
177 // Port A : physics FSM (r/w) OR HPS Avalon (r/w)
178 // Port B : vga_renderer (read-only, address driven below)
179 // -----
180 logic [ADDR_W-1:0] cell_a_addr;
181 logic [31:0]       cell_a_wdata;
182 logic             cell_a_we;
183 logic [31:0]       cell_a_rdata;
184
185 logic [ADDR_W-1:0] cell_b_addr;
186 logic [31:0]       cell_b_rdata;
187
188 // HPS-side Port-A signals
189 logic [ADDR_W-1:0] hps_addr;
190 logic [31:0]       hps_wdata;
191 logic             hps_we;
192 assign hps_addr  = address[ADDR_W-1:0] - WA_GRID_BASE[ADDR_W-1:0];
193 assign hps_wdata = writedata;
194 assign hps_we    = chipselect && write
195                 && (address >= WA_GRID_BASE)
196                 && (address <= WA_GRID_TOP);
197
198 // Physics FSM Port-A signals (driven by comb block below)
199 logic [ADDR_W-1:0] phys_addr;
200 logic [31:0]       phys_wdata;
201 logic             phys_we;
202
203 // Port-A mux
204 always_comb begin
205     if (hps_owns_porta) begin
206         cell_a_addr = hps_addr;
207         cell_a_wdata = hps_wdata;
208         cell_a_we    = hps_we;
209     end else begin
210         cell_a_addr = phys_addr;
211         cell_a_wdata = phys_wdata;
212         cell_a_we    = phys_we;
213     end
214 end
215
216 cell_bram #(.DEPTH(GRID_N), .WIDTH(32)) u_cell_bram (
217     .clk      (clk),
218     .a_addr   (cell_a_addr), .a_we (cell_a_we),
219     .a_din   (cell_a_wdata), .a_dout (cell_a_rdata),
220     .b_addr   (cell_b_addr), .b_we (1'b0),
221     .b_din   (32'h0),       .b_dout (cell_b_rdata)
222 );
223
224 // -----
225 // Diff BRAM --- single-port, 4096 × 20-bit signed
226 // -----
227 logic [ADDR_W-1:0] diff_addr;
228 logic [19:0]       diff_wdata;
229 logic             diff_we;
230 logic [19:0]       diff_rdata;
231
232 diff_bram #(.DEPTH(GRID_N), .WIDTH(20)) u_diff_bram (
233     .clk      (clk),
234     .addr   (diff_addr), .we (diff_we),
235     .din   (diff_wdata), .dout (diff_rdata)
236 );
237
238 // -----
239 // VGA renderer
240 // -----
241 logic [11:0] renderer_rd_addr;
242 logic       vga_vs_out;
243
244 vga_renderer u_renderer (
245     .clk      (clk),
246     .reset    (reset),
247     .grid_rd_addr (renderer_rd_addr),

```

```

248 .grid_rd_data (cell_b_rdata),
249 .VGA_R      (VGA_R), .VGA_G  (VGA_G), .VGA_B  (VGA_B),
250 .VGA_CLK    (VGA_CLK), .VGA_HS (VGA_HS), .VGA_VS (vga_vs_out),
251 .VGA_BLANK_n (VGA_BLANK_n),
252 .VGA_SYNC_n  (VGA_SYNC_n)
253 );
254 assign VGA_VS = vga_vs_out;
255
256 logic vs_prev, vsync_fall;
257 always_ff @(posedge clk) vs_prev <= vga_vs_out;
258 assign vsync_fall = vs_prev & ~vga_vs_out;
259
260 // -----
261 // flow_rules_v2 PE (purely combinational)
262 // -----
263 cell_word_t pe_cell_word_in;
264 logic       pe_has_bottom, pe_has_left, pe_has_right;
265 cell_word_t pe_bottom_word, pe_left_word, pe_right_word;
266
267 // Combinational PE outputs
268 flow_t      pe_diff_self, pe_diff_bottom, pe_diff_left, pe_diff_right;
269 cell_word_t pe_cell_word_out;
270 flow_t      pe_remaining_out;
271 logic       pe_flow_happened;
272
273 // -----
274 // Pipeline registers on PE outputs --- break the critical path
275 // Registered on the rising edge at phase 4 (when all inputs are stable).
276 // Used by the write phases (5, 6, 7, epilogue) one cycle later.
277 // -----
278 flow_t      pe_diff_self_r, pe_diff_bottom_r,
279            pe_diff_left_r, pe_diff_right_r;
280 cell_word_t pe_cell_word_out_r;
281 flow_t      center_diff_r; // also pipeline center_diff to stay aligned
282
283 always_ff @(posedge clk) begin
284     if (state == S_EVALUATE && !in_nb_epilogue && phase == 3'd4) begin
285         pe_diff_self_r    <= pe_diff_self;
286         pe_diff_bottom_r  <= pe_diff_bottom;
287         pe_diff_left_r    <= pe_diff_left;
288         pe_diff_right_r   <= pe_diff_right;
289         pe_cell_word_out_r <= pe_cell_word_out;
290         center_diff_r     <= center_diff;
291     end
292 end
293
294 flow_rules_v2 #(.USE_RIGHT_DIV3(1'b1)) u_pe (
295     .cell_word_in  (pe_cell_word_in),
296     .has_bottom    (pe_has_bottom),
297     .has_left      (pe_has_left),
298     .has_right     (pe_has_right),
299     .bottom_word_in (pe_bottom_word),
300     .left_word_in  (pe_left_word),
301     .right_word_in (pe_right_word),
302     .diff_self     (pe_diff_self),
303     .diff_bottom   (pe_diff_bottom),
304     .diff_left     (pe_diff_left),
305     .diff_right    (pe_diff_right),
306     .cell_word_out (pe_cell_word_out),
307     .remaining_out (pe_remaining_out),
308     .flow_happened (pe_flow_happened)
309 );
310
311 // -----
312 // FSM state encoding
313 // -----
314 typedef enum logic [3:0] {
315     S_IDLE      = 4'd0,
316     S_RESET_SWEEP = 4'd1,
317     S_MAP_LOAD   = 4'd2,
318     S_EVALUATE   = 4'd3,
319     S_COMMIT     = 4'd4,
320     S_VBLANK_WAIT = 4'd5,
321     S_BRUSH_READ  = 4'd6,
322     S_BRUSH_LATCH = 4'd7,
323     S_BRUSH_WRITE = 4'd8
324 } state_t;
325
326 state_t state;
327
328 // -----
329 // Datapath registers
330 // -----
331 logic [5:0] px, py;

```

```

332 logic [11:0] flat;
333 assign flat = {py, px};
334
335 logic [11:0] sweep_idx;
336 logic [7:0] step_cnt;
337 logic [2:0] phase; // 0--7 within evaluate; 0--2 within commit
338 logic in_nb_epilogue; // right-diff epilogue after phase 7
339
340 // Latched neighbor words
341 cell_word_t center_word;
342 flow_t center_diff;
343 cell_word_t bottom_word_lat, left_word_lat, right_word_lat;
344 logic has_bot_lat, has_left_lat, has_right_lat;
345
346 // Registered flat address for the cell being written in Ph5
347 // (flat may have advanced if we were to start next cell --- keep a copy)
348 logic [11:0] flat_r; // registered copy of flat, captured at Ph4
349
350 // Latched for commit pass
351 cell_word_t commit_word;
352 flow_t commit_diff;
353
354 // Latched for brush ADD_WATER read-modify-write
355 cell_word_t brush_read_word;
356
357 // -----
358 // Neighbor flat addresses (combinational)
359 // -----
360 logic [11:0] addr_bot, addr_left, addr_right;
361 always_comb begin
362     addr_bot = (py < 63) ? {py + 6'd1, px} : flat;
363     addr_left = (px > 0) ? {py, px - 6'd1} : flat;
364     addr_right = (px < 63) ? {py, px + 6'd1} : flat;
365 end
366
367 // Registered neighbor addresses --- captured at Ph4, used in Ph5/6/7/epilogue
368 logic [11:0] addr_bot_r, addr_left_r, addr_right_r;
369 logic has_bot_r, has_left_r, has_right_r;
370
371 always_ff @(posedge clk) begin
372     if (state == S_EVALUATE && !in_nb_epilogue && phase == 3'd4) begin
373         flat_r <= flat;
374         addr_bot_r <= addr_bot;
375         addr_left_r <= addr_left;
376         addr_right_r <= addr_right;
377         has_bot_r <= has_bot_lat;
378         has_left_r <= has_left_lat;
379         has_right_r <= has_right_lat;
380     end
381 end
382
383 // -----
384 // Wire PE inputs from latched registers
385 // -----
386 assign pe_cell_word_in = center_word;
387 assign pe_has_bottom = has_bot_lat;
388 assign pe_has_left = has_left_lat;
389 assign pe_has_right = has_right_lat;
390 assign pe_bottom_word = bottom_word_lat;
391 assign pe_left_word = left_word_lat;
392 assign pe_right_word = right_word_lat;
393
394 // -----
395 // Physics Port-A and diff BRAM combinational control
396 // -----
397 always_comb begin
398     phys_addr = flat;
399     phys_wdata = '0;
400     phys_we = 1'b0;
401     diff_addr = flat;
402     diff_wdata = '0;
403     diff_we = 1'b0;
404
405     case (state)
406         // ---- RESET: preserve CellType, zero everything else ----
407         S_RESET_SWEEP: begin
408             phys_addr = sweep_idx;
409             phys_wdata = {31'h0, cell_a_rdata[0]};
410             phys_we = (phase == 3'd1);
411             diff_addr = sweep_idx;
412             diff_wdata = '0;
413             diff_we = (phase == 3'd1);
414         end
415     end

```

```

416 // ---- EVALUATE ----
417 S_EVALUATE: begin
418   if (!in_nb_epilogue) begin
419     case (phase)
420       // Ph0: issue reads
421       3'd0: begin
422         phys_addr = flat;
423         diff_addr = flat;
424       end
425
426       // Ph1--Ph4: neighbor reads; Port-A / diff idle
427       3'd1, 3'd2, 3'd3, 3'd4: begin
428         phys_addr = flat;
429         diff_addr = flat;
430       end
431
432       // Ph5: PE outputs are now registered and stable.
433       //   • Write updated cell word back via Port A (use flat_r)
434       //   • Write diff_self accumulated with center_diff (use flat_r)
435       3'd5: begin
436         phys_addr = flat_r;
437         phys_wdata = pe_cell_word_out_r;
438         phys_we = 1'b1;
439         diff_addr = flat_r;
440         diff_wdata = flow_t'($signed(center_diff_r) + pe_diff_self_r);
441         diff_we = 1'b1;
442       end
443
444       // Ph6: RMW bottom neighbor diff
445       // diff_rdata holds bottom's current value (read presented at Ph5
446       // via diff_addr = addr_bot_r; but we wrote flat_r in Ph5.
447       // Since addr_bot_r ≠ flat_r (different cells), the BRAM read
448       // in Ph6 sees the address set in the PREVIOUS cycle (Ph5).
449       // We need to set diff_addr = addr_bot_r in Ph5 for the READ,
450       // but we also need to write flat_r in Ph5.
451       // Resolution: diff BRAM is single-port. We can't read addr_bot_r
452       // and write flat_r simultaneously. Instead:
453       //   Ph5: write flat_r (diff_we=1, diff_addr=flat_r)
454       //         diff_rdata next cycle = flat_r's OLD value (read-first,
455       //         but we are writing flat_r so output is flat_r's old val)
456       //   Ph6: set diff_addr=addr_bot_r (no write) → read arrives Ph7
457       //   Ph7: write addr_bot_r with (diff_rdata + pe_diff_bottom_r)
458       //   Ph8 (epilogue first cycle): set diff_addr=addr_left_r → read Ph_epil
459       //   Ph_epil: write addr_left_r
460       //   Ph_epil2: set diff_addr=addr_right_r → read Ph_epil3...
461       //
462       // That extends the epilogue. Simpler: use separate read cycle
463       // before each write. Phases 6/7 become read/write pairs for bot,
464       // then epilogue handles left (read+write) and right (read+write).
465       // This makes each cell take 11 cycles but is correct.
466       //
467       // CHOSEN: Ph6 = issue bot diff READ (addr only, no write)
468       3'd6: begin
469         diff_addr = addr_bot_r;
470         // No write --- just pre-issue the read
471       end
472
473       // Ph7: write bot diff (diff_rdata now has bot's current value)
474       3'd7: begin
475         diff_addr = addr_bot_r;
476         diff_wdata = flow_t'($signed(diff_rdata)) + pe_diff_bottom_r;
477         diff_we = has_bot_r;
478       end
479
480       default: ;
481     endcase
482
483   end else begin
484     // nb_epilogue sub-phases for left and right diffs
485     // We use nb_phase to track which sub-step we're in
486     case (nb_phase)
487       2'd0: begin
488         // Issue left diff READ
489         diff_addr = addr_left_r;
490       end
491       2'd1: begin
492         // Write left diff
493         diff_addr = addr_left_r;
494         diff_wdata = flow_t'($signed(diff_rdata)) + pe_diff_left_r;
495         diff_we = has_left_r;
496       end
497       2'd2: begin
498         // Issue right diff READ

```

```

500     diff_addr = addr_right_r;
501 end
502 2'd3: begin
503     // Write right diff; cell advance happens in sequential block
504     diff_addr = addr_right_r;
505     diff_wdata = flow_t'($signed(flow_t'(diff_rdata)) + pe_diff_right_r);
506     diff_we = has_right_r;
507 end
508 default: ;
509 endcase
510 end
511 end
512
513 // ---- COMMIT ----
514 S_COMMIT: begin
515     case (phase)
516     3'd0: begin
517         phys_addr = sweep_idx;
518         diff_addr = sweep_idx;
519     end
520     3'd1: begin
521         phys_addr = sweep_idx;
522         diff_addr = sweep_idx;
523     end
524     3'd2: begin
525         phys_addr = sweep_idx;
526         begin
527             flow_t new_liq;
528             new_liq = $signed(liq_to_flow(word_liquid(commit_word)))
529                 + $signed(commit_diff);
530             if ($signed(new_liq) < $signed(MIN_LIQUID))
531                 phys_wdata = zero_liquid(commit_word);
532             else
533                 phys_wdata = pack_cell(
534                     word_cell_type(commit_word),
535                     liquid_t'(new_liq[LIQUID_W-1:0]),
536                     word_settled(commit_word),
537                     word_settle_count(commit_word),
538                     1'b0
539                 );
540             end
541             phys_we = 1'b1;
542             diff_addr = sweep_idx;
543             diff_wdata = '0;
544             diff_we = 1'b1;
545         end
546         default: ;
547     endcase
548 end
549
550 // ---- BRUSH ----
551 S_BRUSH_READ, S_BRUSH_LATCH: begin
552     phys_addr = {mouse_gy, mouse_gx};
553 end
554
555 S_BRUSH_WRITE: begin
556     phys_addr = {mouse_gy, mouse_gx};
557     phys_we = 1'b1;
558     case (brush_tool)
559     2'b01: begin // ADD_WATER
560         logic [19:0] sum_liq;
561         sum_liq = {2'b0, word_liquid(brush_read_word)}
562             + {4'b0, brush_liquid};
563         phys_wdata = pack_cell(
564             CELL_BLANK,
565             (sum_liq > 20'(MAX_VALUE))
566             ? liquid_t'(MAX_VALUE[LIQUID_W-1:0])
567             : liquid_t'(sum_liq[LIQUID_W-1:0]),
568             word_settled(brush_read_word),
569             word_settle_count(brush_read_word),
570             1'b0
571         );
572     end
573     2'b10: begin // ERASE
574         phys_wdata = zero_liquid(brush_read_word);
575     end
576     2'b11: begin // WALL
577         phys_wdata = pack_cell(CELL_SOLID, '0, 1'b1, '0, 1'b0);
578     end
579     default: phys_we = 1'b0;
580 endcase
581 end
582
583 default: ;

```

```

584     endcase
585 end
586
587 // -----
588 // nb_phase: 2-bit sub-counter for left/right diff epilogue
589 // -----
590 logic [1:0] nb_phase;
591
592 // -----
593 // FSM sequential logic
594 // -----
595 always_ff @(posedge clk) begin
596     if (reset) begin
597         state         <= S_IDLE;
598         status_busy   <= '0;
599         status_done   <= '0;
600         status_map_ready <= '0;
601         status_phase  <= '0;
602         tick_count    <= '0;
603         hps_owns_porta <= 1'b1;
604         px            <= '0;
605         py            <= '0;
606         sweep_idx     <= '0;
607         step_cnt      <= '0;
608         phase         <= '0;
609         nb_phase      <= '0;
610         in_nb_epilogue <= '0;
611     end else begin
612         case (state)
613
614             // -----
615             S_IDLE: begin
616                 status_busy   <= '0;
617                 status_phase  <= 2'd0;
618                 hps_owns_porta <= 1'b1;
619
620                 if (ctrl_done_ack) status_done <= '0;
621
622                 if (ctrl_reset) begin
623                     status_done   <= '0;
624                     status_map_ready <= '0;
625                     sweep_idx     <= '0;
626                     phase         <= '0;
627                     hps_owns_porta <= '0;
628                     status_busy   <= 1'b1;
629                     state         <= S_RESET_SWEEP;
630                 end else if (ctrl_load_map) begin
631                     state <= S_MAP_LOAD;
632                 end else if (ctrl_brush_apply) begin
633                     hps_owns_porta <= '0;
634                     state <= S_BRUSH_READ;
635                 end else if (ctrl_step || (auto_run &&
636                     (!frame_lock || vsync_fall))) begin
637                     px            <= '0;
638                     py            <= '0;
639                     step_cnt      <= '0;
640                     phase         <= '0;
641                     nb_phase      <= '0;
642                     in_nb_epilogue <= '0;
643                     status_busy   <= 1'b1;
644                     status_done   <= '0;
645                     status_phase  <= 2'd1;
646                     hps_owns_porta <= '0;
647                     state         <= S_EVALUATE;
648                 end
649             end
650
651             // -----
652             // RESET_SWEEP
653             // -----
654             S_RESET_SWEEP: begin
655                 if (phase == 3'd0) begin
656                     phase <= 3'd1;
657                 end else begin
658                     phase <= 3'd0;
659                     if (sweep_idx == 12'(GRID_N - 1)) begin
660                         sweep_idx <= '0;
661                         hps_owns_porta <= 1'b1;
662                         status_busy <= '0;
663                         state <= S_IDLE;
664                     end else begin
665                         sweep_idx <= sweep_idx + 1'b1;
666                     end
667                 end
668             end

```

```

668     end
669
670     // -----
671     S_MAP_LOAD: begin
672         status_map_ready <= 1'b1;
673         state             <= S_IDLE;
674     end
675
676     // -----
677     // EVALUATE: 8 main phases + 4-cycle nb epilogue
678     // Ph0--Ph4: reads and PE latching
679     // Ph4: PE outputs registered into pe*_r (done in separate always_ff)
680     // Ph5: write cell + diff_self (from registered PE outputs)
681     // Ph6: issue bot diff read
682     // Ph7: write bot diff → then enter nb_epilogue
683     // nb_epilogue nb_phase 0: issue left diff read
684     //             nb_phase 1: write left diff
685     //             nb_phase 2: issue right diff read
686     //             nb_phase 3: write right diff; advance cell
687     // -----
688     S_EVALUATE: begin
689         if (!in_nb_epilogue) begin
690             phase <= phase + 3'd1;
691
692             case (phase)
693                 3'd0: ; // reads issued
694
695                 3'd1: begin
696                     center_word   <= cell_a_rdata;
697                     center_diff   <= flow_t'(diff_rdata);
698                     has_bot_lat   <= (py < 63);
699                     has_left_lat  <= (px > 0);
700                     has_right_lat <= (px < 63);
701                 end
702
703                 3'd2: begin
704                     bottom_word_lat <= cell_b_rdata;
705                 end
706
707                 3'd3: begin
708                     left_word_lat <= cell_b_rdata;
709                 end
710
711                 3'd4: begin
712                     // Right word arrives; PE is combinationaly valid.
713                     // pe*_r pipeline registers capture PE outputs this cycle
714                     // (done in the separate always_ff block above).
715                     right_word_lat <= cell_b_rdata;
716                 end
717
718                 3'd5: begin
719                     // Cell word and diff_self written by comb block.
720                 end
721
722                 3'd6: begin
723                     // Bot diff read issued by comb block (no write).
724                 end
725
726                 3'd7: begin
727                     // Bot diff written by comb block.
728                     // Transition to nb_epilogue for left and right diffs.
729                     in_nb_epilogue <= 1'b1;
730                     nb_phase       <= 2'd0;
731                     phase          <= 3'd0; // reset for next cell after epilogue
732                 end
733
734                 default: ;
735             endcase
736
737         end else begin
738             // nb_epilogue: 4 sub-phases
739             nb_phase <= nb_phase + 2'd1;
740
741             case (nb_phase)
742                 2'd0: ; // left diff read issued
743                 2'd1: ; // left diff written
744                 2'd2: ; // right diff read issued
745                 2'd3: begin
746                     // Right diff written. Advance to next cell.
747                     in_nb_epilogue <= 1'b0;
748                     nb_phase       <= '0;
749
750                     if (px == 6'd63) begin
751                         px <= '0;

```

```

752         if (py == 6'd63) begin
753             py           <= '0;
754             sweep_idx   <= '0;
755             phase       <= 3'd0;
756             status_phase <= 2'd2;
757             state        <= S_COMMIT;
758         end else begin
759             py <= py + 6'd1;
760         end
761     end else begin
762         px <= px + 6'd1;
763     end
764 end
765 default: ;
766 endcase
767 end
768 end
769
770 // -----
771 // COMMIT: 3-phase per cell
772 // -----
773 S_COMMIT: begin
774     phase <= phase + 3'd1;
775
776     case (phase)
777         3'd0: ; // reads issued
778
779         3'd1: begin
780             commit_word <= cell_a_rdata;
781             commit_diff <= flow_t'(diff_rdata);
782         end
783
784         3'd2: begin
785             phase <= 3'd0;
786             if (sweep_idx == 12'(GRID_N - 1)) begin
787                 sweep_idx <= '0;
788                 tick_count <= tick_count + 1'b1;
789                 step_cnt <= step_cnt + 8'd1;
790
791                 if (step_cnt + 8'd1 < steps_per_frame) begin
792                     px <= '0;
793                     py <= '0;
794                     phase <= 3'd0;
795                     nb_phase <= '0;
796                     in_nb_epilogue <= '0;
797                     status_phase <= 2'd1;
798                     state <= S_EVALUATE;
799                 end else if (frame_lock) begin
800                     status_phase <= 2'd3;
801                     state <= S_VBLANK_WAIT;
802                 end else begin
803                     status_done <= 1'b1;
804                     status_busy <= '0;
805                     status_phase <= 2'd0;
806                     hps_owns_porta <= 1'b1;
807                     state <= S_IDLE;
808                 end
809             end else begin
810                 sweep_idx <= sweep_idx + 1'b1;
811             end
812         end
813
814         default: ;
815     endcase
816 end
817
818 // -----
819 S_VBLANK_WAIT: begin
820     if (vsync_fall) begin
821         status_done <= 1'b1;
822         status_busy <= '0;
823         status_phase <= 2'd0;
824         hps_owns_porta <= 1'b1;
825         state <= S_IDLE;
826     end
827 end
828
829 // -----
830 S_BRUSH_READ: begin
831     state <= S_BRUSH_LATCH;
832 end
833
834 S_BRUSH_LATCH: begin
835     brush_read_word <= cell_a_rdata;

```

```

836         state          <= S_BRUSH_WRITE;
837     end
838
839     S_BRUSH_WRITE: begin
840         hps_owns_porta <= 1'b1;
841         state          <= S_IDLE;
842     end
843
844     default: state <= S_IDLE;
845 endcase
846 end
847 end
848
849 // -----
850 // Port-B address mux
851 // Phases 1--4: physics FSM reads bottom/left/right neighbors via Port B.
852 // All other times: renderer drives Port B.
853 // -----
854 logic        phys_owns_portb;
855 logic [11:0] nb_portb_addr;
856
857 assign phys_owns_portb = (state == S_EVALUATE) && !in_nb_epilogue
858                        && (phase >= 3'd1) && (phase <= 3'd4);
859
860 always_comb begin
861     case (phase)
862         3'd1: nb_portb_addr = addr_bot;
863         3'd2: nb_portb_addr = addr_left;
864         3'd3: nb_portb_addr = addr_right;
865         default: nb_portb_addr = flat;
866     endcase
867 end
868
869 assign cell_b_addr = phys_owns_portb ? nb_portb_addr : renderer_rd_addr;
870
871 endmodule
872
873
874 // =====
875 // cell_bram --- true dual-port synchronous BRAM (Quartus M10K inference)
876 // Read-first: a_dout / b_dout present old value on the cycle of a write.
877 // =====
878 module cell_bram #(
879     parameter int DEPTH = 4096,
880     parameter int WIDTH = 32
881 ) (
882     input logic        clk,
883     input logic [0:DEPTH-1] a_addr,
884     input logic        a_we,
885     input logic [WIDTH-1:0] a_din,
886     output logic [WIDTH-1:0] a_dout,
887     input logic [0:DEPTH-1] b_addr,
888     input logic        b_we,
889     input logic [WIDTH-1:0] b_din,
890     output logic [WIDTH-1:0] b_dout
891 );
892 (* ramstyle = "M10K" *)
893 logic [WIDTH-1:0] mem [0:DEPTH-1];
894
895 always_ff @(posedge clk) begin
896     a_dout <= mem[a_addr];
897     if (a_we) mem[a_addr] <= a_din;
898 end
899
900 always_ff @(posedge clk) begin
901     b_dout <= mem[b_addr];
902     if (b_we) mem[b_addr] <= b_din;
903 end
904 endmodule
905
906
907 // =====
908 // diff_bram --- single-port synchronous BRAM, read-first
909 // =====
910 module diff_bram #(
911     parameter int DEPTH = 4096,
912     parameter int WIDTH = 20
913 ) (
914     input logic        clk,
915     input logic [0:DEPTH-1] addr,
916     input logic        we,
917     input logic [WIDTH-1:0] din,
918     output logic [WIDTH-1:0] dout
919 );

```

```

920 (* ramstyle = "M10K" *)
921 logic [WIDTH-1:0] mem [0:DEPTH-1];
922
923 always_ff @(posedge clk) begin
924     dout <= mem[addr];
925     if (we) mem[addr] <= din;
926 end
927 endmodule
928
929 `default_nettype wire

```

Listing 1: Top-level Avalon-MM water simulator peripheral, controller FSM, BRAMs, and VGA/physics arbitration.

```

1 // =====
2 // flow_rules_pkg_v2.sv
3 //
4 // Primary package for the v2 physics path. Imported by:
5 //   • flow_rules_v2.sv (the optimised PE)
6 //   • vga_renderer.sv (colour decode)
7 //   • liquid_flow_main.sv (controller pack/unpack)
8 //
9 // Defines the 32-bit BRAM cell word layout, all fixed-point types,
10 // algorithm constants, bit-field indices, and helper functions.
11 //
12 // Cell word layout (Table 2, design doc):
13 // [0] CellType 0 = BLANK, 1 = SOLID
14 // [18:1] Liquid 18-bit Q2.16 unsigned
15 // [19] Settled
16 // [23:20] SettleCount 4-bit saturating counter
17 // [24] isDownFlowing VGA hint
18 // [31:25] Reserved
19 // =====
20
21 package flow_rules_pkg_v2;
22
23 // -----
24 // Fixed-point widths
25 // -----
26 parameter int FRAC_BITS = 16;
27 parameter int LIQUID_W = 18; // Q2.16 unsigned
28 parameter int FLOW_W = 20; // Q2.16 signed (2 extra bits for headroom)
29 parameter int SETTLE_W = 4; // settle_count width
30
31 // -----
32 // Types
33 // -----
34 typedef logic [31:0] cell_word_t;
35 typedef logic [LIQUID_W-1:0] liquid_t;
36 typedef logic signed [FLOW_W-1:0] flow_t;
37
38 typedef enum logic {
39     CELL_BLANK = 1'b0,
40     CELL_SOLID = 1'b1
41 } cell_type_t;
42
43 // -----
44 // Bit-field indices into cell_word_t
45 // Named constants so flow_rules_v2 can use part-selects by name.
46 // -----
47 parameter int F_CELL_TYPE = 0;
48 parameter int F_LIQUID_LO = 1;
49 parameter int F_LIQUID_HI = 18;
50 parameter int F_SETTLED = 19;
51 parameter int F_SETTLE_CNT_LO = 20;
52 parameter int F_SETTLE_CNT_HI = 23;
53 parameter int F_IS_DOWN_FLOWING = 24;
54
55 // -----
56 // Algorithm constants (Q2.16 fixed-point, stored as signed flow_t)
57 //
58 // MAX_VALUE = 1.0 = 0x00010000 = 65536
59 // MIN_LIQUID = 0.005 = 0x00000148 = 328
60 // MAX_COMPRESSION = 0.25 = 0x00004000 = 16384
61 // MAX_FLOW = 4.0 = 0x00040000 = 262144 (unused in v2)
62 //
63 // Pre-computed vertical_target constants (change A+B from design doc):
64 // VERT_THRESH_A = 2*MAX_VALUE + MAX_COMPRESSION = 2*65536 + 16384 = 147456
65 // ML_SQ_Q216 = MAX_VALUE^2 in Q2.16
66 // = (65536 * 65536) >> 16 = 65536 (same as MAX_VALUE)
67 // INV_1P25 = 1 / 1.25 in Q2.16 = 0.8 * 65536 = 52429
68 // INV3 = 1 / 3 in Q2.16 ≈ 21845
69 // -----

```

```

70 localparam flow_t MAX_VALUE      = 20'sd65536;
71 localparam flow_t MIN_LIQUID    = 20'sd328;
72 localparam flow_t MAX_COMPRESSION= 20'sd16384;
73
74 // Vertical-target thresholds (constant-folded, saves adder + DSP vs v1)
75 localparam flow_t VERT_THRESH_A = 20'sd147456; // 2*MAX_VALUE + MAX_COMPRESSION
76 localparam flow_t ML_SQ_Q216   = 20'sd65536; // MAX_VALUE^2 in Q2.16
77
78 // Reciprocals for multiply-based division
79 localparam flow_t INV_1P25      = 20'sd52429; // ~1/1.25
80 localparam flow_t INV3          = 20'sd21845; // ~1/3
81
82 // Settling heuristic
83 localparam logic [SETTLE_W-1:0] SETTLE_THRESHOLD = 4'd10;
84
85 // -----
86 // Fixed-point arithmetic helpers
87 // -----
88
89 // Zero-extend liquid_t (unsigned 18-bit) to signed flow_t (20-bit).
90 function automatic flow_t liq_to_flow(input liquid_t value);
91     return flow_t'({(FLOW_W-LIQUID_W){1'b0}}, value);
92 endfunction
93
94 // Q2.16 multiply: (a * b) >> 16, both signed.
95 function automatic flow_t fp_mul(input flow_t a, input flow_t b);
96     logic signed [(2*FLOW_W)-1:0] product;
97     product = $signed(a) * $signed(b);
98     return flow_t'(product >>> FRAC_BITS);
99 endfunction
100
101 // Divide by 2 (arithmetic right-shift 1).
102 function automatic flow_t fp_div2(input flow_t value);
103     return flow_t'($signed(value) >>> 1);
104 endfunction
105
106 // Divide by 4 (arithmetic right-shift 2). Free --- no DSP.
107 function automatic flow_t fp_div4(input flow_t value);
108     return flow_t'($signed(value) >>> 2);
109 endfunction
110
111 // Divide by 3 via reciprocal multiply. One DSP.
112 function automatic flow_t fp_div3(input flow_t value);
113     return fp_mul(value, INV3);
114 endfunction
115
116 // Clamp flow to [0, available].
117 // v2 drops the MAX_FLOW upper bound (always < 4.0 by construction).
118 function automatic flow_t clamp_pos_flow(
119     input flow_t candidate,
120     input flow_t available
121 );
122     flow_t c;
123     begin
124         // Floor at zero
125         c = ($signed(candidate) > 0) ? candidate : '0;
126         // Cap at available liquid
127         c = ($signed(c) < $signed(available)) ? c : available;
128         return c;
129     end
130 endfunction
131
132 // -----
133 // vertical_target --- three-case piecewise equilibrium level V(r, d)
134 //
135 // s = r + d
136 // case 1: s ≤ MAX_VALUE      → V = MAX_VALUE
137 // case 2: s < VERT_THRESH_A  → V = (ML_SQ_Q216 + s*MAX_COMPRESSION)
138 //                               / (MAX_VALUE + MAX_COMPRESSION)
139 //                               = fp_mul( numer, INV_1P25)
140 // case 3: s ≥ VERT_THRESH_A  → V = (s + MAX_COMPRESSION) >> 1
141 //
142 // Pre-computed constants fold away the adder and one DSP vs v1.
143 // -----
144 function automatic flow_t vertical_target(
145     input flow_t source_liquid,
146     input flow_t dest_liquid
147 );
148     flow_t sum;
149     flow_t numer;
150     begin
151         sum = source_liquid + dest_liquid;
152
153         if ($signed(sum) <= $signed(MAX_VALUE)) begin

```

```

154     return MAX_VALUE;
155     end
156
157     if ($signed(sum) < $signed(VERT_THRESH_A)) begin
158         numer = ML_SQ_Q216 + fp_mul(sum, MAX_COMPRESSION);
159         return fp_mul(numer, INV_1P25);
160     end
161
162     return fp_div2(sum + MAX_COMPRESSION);
163     end
164 endfunction
165
166 // -----
167 // Cell word accessors (used by vga_renderer and controller)
168 // -----
169
170 function automatic cell_type_t word_cell_type(input cell_word_t w);
171     return cell_type_t'(w[F_CELL_TYPE]);
172 endfunction
173
174 function automatic liquid_t word_liquid(input cell_word_t w);
175     return liquid_t'(w[F_LIQUID_HI : F_LIQUID_LO]);
176 endfunction
177
178 function automatic logic word_settled(input cell_word_t w);
179     return w[F_SETTLED];
180 endfunction
181
182 function automatic logic [SETTLE_W-1:0] word_settle_count(input cell_word_t w);
183     return w[F_SETTLE_CNT_HI : F_SETTLE_CNT_LO];
184 endfunction
185
186 function automatic logic word_down_flowng(input cell_word_t w);
187     return w[F_IS_DOWN_FLOWING];
188 endfunction
189
190 // -----
191 // Pack / unpack between cell fields and cell_word_t
192 // -----
193
194 function automatic cell_word_t pack_cell(
195     input cell_type_t      ctype,
196     input liquid_t         liquid,
197     input logic            settled,
198     input logic [SETTLE_W-1:0] settle_count,
199     input logic            down_flowng
200 );
201     cell_word_t w;
202     w = '0;
203     w[F_CELL_TYPE] = logic'(ctype);
204     w[F_LIQUID_HI : F_LIQUID_LO] = liquid;
205     w[F_SETTLED] = settled;
206     w[F_SETTLE_CNT_HI:F_SETTLE_CNT_LO] = settle_count;
207     w[F_IS_DOWN_FLOWING] = down_flowng;
208     return w;
209 endfunction
210
211 function automatic cell_word_t zero_liquid(input cell_word_t w);
212     // Zero the liquid, settled, and settle_count fields; preserve CellType.
213     cell_word_t r;
214     r = '0;
215     r[F_CELL_TYPE] = w[F_CELL_TYPE];
216     return r;
217 endfunction
218
219 endpackage

```

Listing 2: Optimized fixed-point package used by the integrated RTL PE.

```

1 // =====
2 // flow_rules_v2.sv --- hardware-optimised flow-rules processing element
3 //
4 // Implements Rule 1 (downward/gravity) and Rule 2 (horizontal spreading)
5 // from Section 3.2 of the VGA_Water_Design design document.
6 //
7 // Changes from flow_rules.sv (v1) --- all three come from constant folding:
8 //
9 // (C) FLOW_SPEED multiplications removed
10 //     V1 Rule 1:
11 //         if (bot_liq > 0 && flow > MIN_FLOW)
12 //             flow = fp_mul(flow, FLOW_SPEED); // ← 1 DSP multiply
13 //     V2: entire block deleted.
14 //     FLOW_SPEED = 1.0 in Q2.16. Multiplying any value by 1.0 is the
15 //     identity. There is no damping at the current parameter setting,

```

```

16 // so the DSP and its surrounding comparator are pure dead logic.
17 // Same elimination applied to Rule 2a and Rule 2b (3 DSPs total).
18 //
19 // (D) MAX_FLOW clamp removed
20 // V1: clamp_flow(flow, MAX_FLOW, remaining)
21 //      ↑ also tests flow < MAX_FLOW = 4.0
22 // V2: clamp_pos_flow(flow, remaining)
23 //      no MAX_FLOW comparison
24 // Flow values are derived from liquid amounts bounded by
25 // MAX_LIQUID + MAX_COMPRESSION = 1.25, which is always < MAX_FLOW = 4.0,
26 // so fp_min(flow, MAX_FLOW) is never the active branch.
27 // Saves three comparators (one per rule direction).
28 //
29 // (A+B) vertical_target uses pre-computed constants --- see flow_rules_pkg_v2.
30 //
31 // Net hardware savings vs v1:
32 // DSP multipliers : -4 (3 × FLOW_SPEED, 1 × MAX_LIQUID2)
33 // Comparators      : -6 (3 × MIN_FLOW guard, 3 × MAX_FLOW clamp)
34 // Adder + shift   : -1 (VERT_THRESH_A pre-computed)
35 //
36 // Interface is identical to flow_rules.sv so it is a drop-in replacement.
37 // =====
38
39 module flow_rules_v2
40 #(
41 // 1 → right spread uses ÷3 (reference-exact, slight rightward bias, 1 DSP)
42 // 0 → right spread uses ÷4 (symmetric, saves the INV3 DSP multiply)
43 parameter bit USE_RIGHT_DIV3 = 1'b1
44 )(
45 // ---- Current cell (packed 32-bit GRID_MEM word) -----
46 input flow_rules_pkg_v2::cell_word_t cell_word_in,
47
48 // ---- Boundary valid flags (0 when neighbour is outside the grid) ----
49 input logic has_bottom,
50 input logic has_left,
51 input logic has_right,
52
53 // ---- Neighbour packed cell words -----
54 input flow_rules_pkg_v2::cell_word_t bottom_word_in,
55 input flow_rules_pkg_v2::cell_word_t left_word_in,
56 input flow_rules_pkg_v2::cell_word_t right_word_in,
57
58 // ---- Signed Q2.16 diffs for the Diffs scratch buffer -----
59 output flow_rules_pkg_v2::flow_t diff_self,
60 output flow_rules_pkg_v2::flow_t diff_bottom,
61 output flow_rules_pkg_v2::flow_t diff_left,
62 output flow_rules_pkg_v2::flow_t diff_right,
63
64 // ---- Updated cell word (Settled / SettleCount / isDownFlowing only) --
65 output flow_rules_pkg_v2::cell_word_t cell_word_out,
66
67 // ---- Liquid remaining after downward + horizontal rules -----
68 output flow_rules_pkg_v2::flow_t remaining_out,
69
70 // ---- Asserted when any flow occurred this cycle -----
71 output logic flow_happened
72 );
73 import flow_rules_pkg_v2::*;
74 always_comb begin : flow_rules_proc
75
76 // -----
77 // Local variables (implicitly automatic inside always_comb)
78 // -----
79 cell_type_t self_type;
80 liquid_t self_liq_raw;
81 logic self_settled;
82 logic [SETTLE_W-1:0] settle_cnt;
83 flow_t self_liquid;
84 flow_t bot_liq, lft_liq, rgt_liq;
85 flow_t start_value, remaining;
86 flow_t flow, target, delta;
87 logic [SETTLE_W-1:0] sc_next;
88 logic any_flow;
89
90 // -----
91 // Output defaults
92 // -----
93 cell_word_out = cell_word_in;
94 diff_self = '0;
95 diff_bottom = '0;
96 diff_left = '0;
97 diff_right = '0;
98 remaining_out = '0;
99 flow_happened = 1'b0;

```

```

100 // -----
101 // Unpack current-cell fields
102 // -----
103 // -----
104 self_type = word_cell_type(cell_word_in);
105 self_liq_raw = word_liquid(cell_word_in);
106 self_settled = word_settled(cell_word_in);
107 settle_cnt = word_settle_count(cell_word_in);
108 self_liquid = liq_to_flow(self_liq_raw);
109
110 // -----
111 // Unpack neighbour liquid amounts
112 // -----
113 bot_liq = liq_to_flow(word_liquid(bottom_word_in));
114 lft_liq = liq_to_flow(word_liquid(left_word_in));
115 rgt_liq = liq_to_flow(word_liquid(right_word_in));
116
117 // Silence lint tools
118 start_value = '0;
119 remaining = '0;
120 flow = '0;
121 target = '0;
122 delta = '0;
123 sc_next = '0;
124 any_flow = 1'b0;
125
126 // =====
127 // Skip conditions
128 // =====
129
130 if (self_type == CELL_SOLID) begin
131 // Solid: clear liquid and lock as settled
132 cell_word_out[F_LIQUID_HI : F_LIQUID_LO] = '0;
133 cell_word_out[F_SETTLED] = 1'b1;
134 cell_word_out[F_SETTLE_CNT_HI: F_SETTLE_CNT_LO] = '0;
135 cell_word_out[F_IS_DOWN_FLOWING] = 1'b0;
136
137 end else if ((self_liquid == '0) || self_settled) begin
138 ; // empty or settled --- pass through
139
140 end else if ($signed(self_liquid) < $signed(MIN_LIQUID)) begin
141 // Sub-threshold: drain residual via diff
142 diff_self = -self_liquid;
143
144 end else begin
145
146 // =====
147 // Active cell --- Rule 1 then Rule 2
148 // =====
149 start_value = self_liquid;
150 remaining = self_liquid;
151
152 // -----
153 // Rule 1 --- Downward flow (gravity) [Eq. 1, PDF §3.2]
154 //
155 // target = V(remaining, d_bottom)
156 // ↪ uses VERT_THRESH_A (147456) and ML_SQ_Q216 (65536)
157 // as hardwired constants --- no adder, no extra DSP
158 // flow = target - d_bottom
159 //
160 // (C) FLOW_SPEED damping block removed:
161 // V1 had: if (bot_liq>0 && flow>MIN_FLOW) flow = fp_mul(flow, FLOW_SPEED);
162 // FLOW_SPEED=1.0 → identity multiply → deleted entirely.
163 //
164 // (D) Clamp: clamp_pos_flow(flow, remaining)
165 // V1 used clamp_flow(flow, MAX_FLOW, remaining); MAX_FLOW test removed.
166 // -----
167 if (has_bottom && (word_cell_type(bottom_word_in) == CELL_BLANK)) begin
168
169 target = vertical_target(self_liquid, bot_liq);
170 flow = target - bot_liq;
171 // flow can be negative when bot_liq > target; clamp_pos_flow floors at 0.
172
173 flow = clamp_pos_flow(flow, remaining); // change (D): no MAX_FLOW test
174
175 if (flow != '0) begin
176 remaining = remaining - flow;
177 diff_self = diff_self - flow;
178 diff_bottom = diff_bottom + flow;
179 any_flow = 1'b1;
180
181 // isDownFlowing: both cells hold liquid → falling stream
182 // (VGA renderer draws at full opacity when this flag is set)
183 cell_word_out[F_IS_DOWN_FLOWING] =

```

```

184     ($signed(bot_liq) > 0) ? 1'b1 : 1'b0;
185     end
186
187 end // Rule 1
188
189 // Drain sub-threshold remnant before horizontal spread
190 if ($signed(remaining) < $signed(MIN_LIQUID)) begin
191     diff_self = diff_self - remaining;
192     remaining = '0;
193 end else begin
194
195     // -----
196     // Rule 2a --- Leftward spread          [Eq. 2, PDF §3.2]
197     //
198     //  $\phi_{\text{left}} = (\text{remaining} - d_{\text{left}}) / 4$ 
199     //
200     //  $\div 4$  is a free arithmetic right-shift (no DSP).
201     //
202     // (C) FLOW_SPEED block removed:
203     // V1 had: if (flow>MIN_FLOW) flow = fp_mul(flow, FLOW_SPEED);
204     // FLOW_SPEED=1.0  $\rightarrow$  deleted. Saves 1 DSP + 1 comparator.
205     //
206     // (D) Clamp: clamp_pos_flow (no MAX_FLOW test).
207     // flow = delta/4 > 0 always here, so fp_max(f,0) is also a
208     // no-op in practice, but kept inside clamp_pos_flow for
209     // uniformity and safety.
210     // -----
211     if (has_left && (word_cell_type(left_word_in) == CELL_BLANK)) begin
212
213         delta = remaining - lft_liq;
214
215         if ($signed(delta) > 0) begin
216             flow = fp_div4(delta);           // free right-shift
217             flow = clamp_pos_flow(flow, remaining); // change (D)
218
219             if (flow != '0) begin
220                 remaining = remaining - flow;
221                 diff_self = diff_self - flow;
222                 diff_left = diff_left + flow;
223                 any_flow = 1'b1;
224             end
225         end
226
227     end // Rule 2a
228
229 // Drain sub-threshold remnant
230 if ($signed(remaining) < $signed(MIN_LIQUID)) begin
231     diff_self = diff_self - remaining;
232     remaining = '0;
233 end else begin
234
235     // -----
236     // Rule 2b --- Rightward spread          [Eq. 2, PDF §3.2]
237     //
238     //  $\phi_{\text{right}} = (\text{remaining} - d_{\text{right}}) / 3$  [USE_RIGHT_DIV3 = 1]
239     //           =  $(\text{remaining} - d_{\text{right}}) / 4$  [USE_RIGHT_DIV3 = 0]
240     //
241     //  $\div 3$ : one DSP multiply via fp_mul(delta, INV3).
242     //  $\div 4$ : free right-shift, same as left spread.
243     // The /3 (right) vs /4 (left) asymmetry matches the Unity
244     // reference implementation's slight rightward bias.
245     //
246     // (C) FLOW_SPEED block removed:
247     // V1 had: if (flow>MIN_FLOW) flow = fp_mul(flow, FLOW_SPEED);
248     // FLOW_SPEED=1.0  $\rightarrow$  deleted. Saves 1 DSP + 1 comparator.
249     //
250     // (D) Clamp: clamp_pos_flow (no MAX_FLOW test).
251     // -----
252     if (has_right && (word_cell_type(right_word_in) == CELL_BLANK)) begin
253
254         delta = remaining - rgt_liq;
255
256         if ($signed(delta) > 0) begin
257             // USE_RIGHT_DIV3 is a parameter constant  $\rightarrow$  synthesis keeps
258             // only one branch and discards the other entirely.
259             flow = USE_RIGHT_DIV3 ? fp_div3(delta) // 1 DSP (INV3 multiply)
260                 : fp_div4(delta); // free right-shift
261             flow = clamp_pos_flow(flow, remaining); // change (D)
262
263             if (flow != '0) begin
264                 remaining = remaining - flow;
265                 diff_self = diff_self - flow;
266                 diff_right = diff_right + flow;
267                 any_flow = 1'b1;

```

```

268     end
269     end
270
271     end // Rule 2b
272
273     // Drain any final sub-threshold remnant
274     if ($signed(remaining) < $signed(MIN_LIQUID)) begin
275         diff_self = diff_self - remaining;
276         remaining = '0;
277     end
278
279     end // rightward-spread block
280     end // leftward-spread block
281
282     // -----
283     // Settling heuristic
284     //
285     // any_flow = 1 → liquid moved: clear Settled + SettleCount so the
286     // cell (and its neighbours, handled upstream) resumes.
287     //
288     // no flow AND remaining == start_value → nothing moved at all:
289     // saturating-increment SettleCount; mark Settled
290     // when the threshold is reached.
291     // -----
292     if (any_flow) begin
293         cell_word_out[F_SETTLED] = 1'b0;
294         cell_word_out[F_SETTLE_CNT_HI: F_SETTLE_CNT_LO] = '0;
295     end else if (remaining == start_value) begin
296         sc_next = settle_cnt;
297         if (sc_next != {SETTLE_W{1'b1}}) // saturating: stop at 4'b1111
298             sc_next = sc_next + 1'b1;
299         cell_word_out[F_SETTLE_CNT_HI: F_SETTLE_CNT_LO] = sc_next;
300         if (sc_next >= SETTLE_THRESHOLD)
301             cell_word_out[F_SETTLED] = 1'b1;
302     end
303
304     flow_happened = any_flow;
305     remaining_out = remaining;
306
307     end // active-cell block
308
309     end : flow_rules_proc
310
311 endmodule

```

Listing 3: Optimized combinational flow-rules PE instantiated by the top-level controller.

```

1 // =====
2 // vga_pkg.sv --- VGA renderer package
3 //
4 // Constants, types, and helpers specific to the VGA rendering path.
5 // =====
6
7 package vga_pkg;
8
9 // -----
10 // Display geometry
11 //
12 //           +-----+-----+-----+
13 //           | 16px |           | 16px | Y_OFF (top border)
14 //           +-----+-----+-----+
15 //           |   |           |   |
16 //           | 96px | 448 × 448 | 96px |
17 //           |border|   sim area |border|
18 //           |   |           |   |
19 //           +-----+-----+-----+
20 //           | 16px |           | 16px | bottom border
21 //           +-----+-----+-----+
22 //           640 × 480
23 // -----
24 parameter int SCREEN_W = 640;
25 parameter int SCREEN_H = 480;
26
27 parameter int GRID_W   = 64; // cells across
28 parameter int GRID_H   = 64; // cells down
29
30 parameter int BLOCK_PX = 7; // pixels per cell side
31 parameter int SIM_W    = GRID_W * BLOCK_PX; // 448
32 parameter int SIM_H    = GRID_H * BLOCK_PX; // 448
33 parameter int X_OFF    = (SCREEN_W - SIM_W) / 2; // 96
34 parameter int Y_OFF    = (SCREEN_H - SIM_H) / 2; // 16
35 parameter int X_END    = X_OFF + SIM_W; // 544
36 parameter int Y_END    = Y_OFF + SIM_H; // 464
37

```

```

38 // Counter widths derived from the geometry.
39 // BLOCK_PX = 7 fits in 3 bits, GRID_W/H = 64 fits in 6 bits.
40 parameter int PIX_IN_CELL_W = 3;
41 parameter int CELL_IDX_W = 6;
42
43
44 // 64 × 64 = 4096 cells → 12-bit address.
45 parameter int GRID_ADDR_W = 12;
46 typedef logic [GRID_ADDR_W-1:0] grid_addr_t;
47
48 typedef logic [23:0] rgb_t;
49
50 parameter rgb_t COLOR_OFFSCREEN = 24'h00_00_00; // mandatory black
51 parameter rgb_t COLOR_BORDER = 24'h18_1A_20; // dark slate
52 parameter rgb_t COLOR_WALL = 24'h00_00_00; // black
53 parameter rgb_t COLOR_EMPTY = 24'hFF_FF_FF; // white
54 parameter rgb_t COLOR_LIQUID = 24'h20_60_FF; // blue
55
56 // -----
57 // Helpers
58 // -----
59
60 // Pack {cell_y, cell_x} into a flat BRAM address.
61 function automatic grid_addr_t cell_to_addr(
62     input logic [CELL_IDX_W-1:0] cell_x,
63     input logic [CELL_IDX_W-1:0] cell_y
64 );
65     return {cell_y, cell_x};
66 endfunction
67
68 // Sim-area predicates. Combinational, no DSPs, no comparators with
69 // anything but synthesis-time constants --- these turn into a small
70 // tree of LUTs.
71 function automatic logic in_sim_area_x(input logic [9:0] pixel_x);
72     return (pixel_x >= X_OFF) && (pixel_x < X_END);
73 endfunction
74
75 function automatic logic in_sim_area_y(input logic [9:0] pixel_y);
76     return (pixel_y >= Y_OFF) && (pixel_y < Y_END);
77 endfunction
78
79 endpackage

```

Listing 4: Package used for VGA renderer.

```

1 // =====
2 // vga_renderer.sv --- VGA output for the liquid simulator
3 //
4 // Reads cells from the grid BRAM and renders them as 7×7 blocks on a
5 // 640×480 display, centred in a 448×448 sim area.
6 // =====
7
8 module vga_renderer
9
10
11 (
12     input logic      clk,           // 50 MHz system clock
13     input logic      reset,
14
15     // ---- Read port to cell BRAM ----
16     output vga_pkg::grid_addr_t grid_rd_addr, // 12-bit cell index
17     input flow_rules_pkg_v2::cell_word_t grid_rd_data, // 32-bit packed cell
18     output logic [7:0]   VGA_R, VGA_G, VGA_B,
19     output logic         VGA_CLK, VGA_HS, VGA_VS,
20     output logic         VGA_BLANK_n, VGA_SYNC_n
21 );
22     import vga_pkg::*;
23     import flow_rules_pkg_v2::*;
24
25     logic [10:0] hcount;
26     logic [9:0] vcount;
27
28     vga_counters counters(.clk50(clk), .*);
29
30     wire [9:0] pixel_x = hcount[10:1]; // 0..639
31     wire [9:0] pixel_y = vcount; // 0..479
32
33     // Sim-area detection (combinational, from package helpers)
34     wire in_sim_x = in_sim_area_x(pixel_x);
35     wire in_sim_y = in_sim_area_y(pixel_y);
36     wire in_sim = in_sim_x && in_sim_y;
37
38     // Cell coordinate counters --- avoid divide-by-7 by walking counters
39     logic [PIX_IN_CELL_W-1:0] pix_in_cell_x;

```

```

40 logic [CELL_IDX_W-1:0] cell_x;
41
42 always_ff @(posedge clk) begin
43     if (reset) begin
44         pix_in_cell_x <= '0;
45         cell_x <= '0;
46     end else if (hcount[0]) begin
47         // Once-per-pixel update.
48         if (pixel_x == X_OFF - 1) begin
49             // About to enter sim area on the NEXT pixel:
50             // present cell 0's address now so the BRAM read can
51             // complete in time.
52             pix_in_cell_x <= '0;
53             cell_x <= '0;
54         end else if (in_sim_x) begin
55             if (pix_in_cell_x == BLOCK_PX - 1) begin
56                 pix_in_cell_x <= '0;
57                 cell_x <= cell_x + 1'b1;
58             end else begin
59                 pix_in_cell_x <= pix_in_cell_x + 1'b1;
60             end
61         end
62     end
63 end
64
65 logic [PIX_IN_CELL_W-1:0] pix_in_cell_y;
66 logic [CELL_IDX_W-1:0] cell_y;
67 wire end_of_line = (hcount == 11'd1599); // HTOTAL - 1
68
69 always_ff @(posedge clk) begin
70     if (reset) begin
71         pix_in_cell_y <= '0;
72         cell_y <= '0;
73     end else if (end_of_line) begin
74         if (pixel_y == Y_OFF - 1) begin
75             pix_in_cell_y <= '0;
76             cell_y <= '0;
77         end else if (in_sim_y) begin
78             if (pix_in_cell_y == BLOCK_PX - 1) begin
79                 pix_in_cell_y <= '0;
80                 cell_y <= cell_y + 1'b1;
81             end else begin
82                 pix_in_cell_y <= pix_in_cell_y + 1'b1;
83             end
84         end
85     end
86 end
87
88
89 // BRAM read address
90 assign grid_rd_addr = cell_to_addr(cell_x, cell_y);
91
92 // Latency-matching pipeline registers
93 logic in_sim_d1;
94 logic blank_n_d1;
95
96 always_ff @(posedge clk) begin
97     in_sim_d1 <= in_sim;
98     blank_n_d1 <= VGA_BLANK_n;
99 end
100
101 // Colour decoding (combinational, on the BRAM-aligned signals)
102 cell_type_t cell_type;
103 liquid_t cell_liquid;
104 rgb_t rgb;
105
106 assign cell_type = word_cell_type(grid_rd_data);
107 assign cell_liquid = word_liquid(grid_rd_data);
108
109 always_comb begin
110     if (!blank_n_d1)                rgb = COLOR_OFFSCREEN;
111     else if (!in_sim_d1)            rgb = COLOR_BORDER;
112     else if (cell_type == CELL_SOLID) rgb = COLOR_WALL;
113     else if (cell_liquid == 18'd0)  rgb = COLOR_EMPTY;
114     else                             rgb = COLOR_LIQUID;
115 end
116
117 assign {VGA_R, VGA_G, VGA_B} = rgb;
118
119 endmodule
120
121
122
123 // =====

```

```

124 // 640x480 @ 60 Hz timing from a 50 MHz input clock. (Similar to Lab 3)
125 // One pixel every other system cycle; hcount[0] is the 25 MHz pixel clock.
126 module vga_counters(
127     input logic clk50, reset,
128     output logic [10:0] hcount, // hcount[10:1] = pixel column
129     output logic [9:0] vcount, // pixel row
130     output logic      VGA_CLK, VGA_HS, VGA_VS, VGA_BLANK_n, VGA_SYNC_n
131 );
132
133     parameter HACTIVE      = 11'd1280,
134               HFRONT_PORCH = 11'd32,
135               HSYNC        = 11'd192,
136               HBACK_PORCH  = 11'd96,
137               HTOTAL       = HACTIVE + HFRONT_PORCH + HSYNC + HBACK_PORCH; // 1600
138
139     parameter VACTIVE      = 10'd480,
140               VFRONT_PORCH = 10'd10,
141               VSYNC        = 10'd2,
142               VBACK_PORCH  = 10'd33,
143               VTOTAL       = VACTIVE + VFRONT_PORCH + VSYNC + VBACK_PORCH; // 525
144
145     logic endOfLine;
146     always_ff @(posedge clk50 or posedge reset)
147         if (reset) hcount <= 11'd0;
148         else if (endOfLine) hcount <= 11'd0;
149         else hcount <= hcount + 11'd1;
150     assign endOfLine = (hcount == HTOTAL - 1);
151
152     logic endOfField;
153     always_ff @(posedge clk50 or posedge reset)
154         if (reset) vcount <= 10'd0;
155         else if (endOfLine)
156             if (endOfField) vcount <= 10'd0;
157             else vcount <= vcount + 10'd1;
158     assign endOfField = (vcount == VTOTAL - 1);
159
160     assign VGA_HS      = !((hcount[10:8] == 3'b101) & !(hcount[7:5] == 3'b111));
161     assign VGA_VS      = !(vcount[9:1] == (VACTIVE + VFRONT_PORCH) / 2);
162     assign VGA_SYNC_n  = 1'b0;
163     assign VGA_BLANK_n = !((hcount[10] & (hcount[9] | hcount[8]) ) &
164                            !(vcount[9] | (vcount[8:5] == 4'b1111) ));
165     assign VGA_CLK     = hcount[0];
166
167 endmodule

```

Listing 5: VGA renderer for the 64x64 simulation grid on a 640x480 display.

## A.2 C(.c, .h) codes (Software)

```

1 /* =====
2 * main.c --- HPS main loop for the liquid simulator
3 *
4 * 1. Opens /dev/water_sim (the FPGA peripheral, via the kernel driver)
5 *    and /dev/input/mice (the USB mouse).
6 * 2. Resets the FPGA's water simulator to a known state.
7 * 3. Loads an EMPTY cell map into the FPGA's cell BRAM
8 * 4. Enables auto-run mode: the FPGA advances the simulation one
9 *    tick per VGA frame, autonomously. Auto-run means the
10 *    controller starts each new tick on its own, timed against VSYNC.
11 * 5. Runs a loop that translates each mouse event into an FPGA
12 *    "brush" command so the user can paint water, walls, and
13 *    erasures interactively.
14 * 6. On Ctrl-C, resets the FPGA and exits cleanly.
15 *
16 *
17 * The HPS main loop:
18 *   read mouse → translate to brush → write registers → repeat.
19 *
20 * -----
21 * FOR THE FPGA CONTROLLER
22 * -----
23 *
24 * CTRL_RESET (CTRL_REG[1] --- write-one-pulse, software sets it,
25 *             controller self-clears)
26 *   Controller MUST:
27 *   (a) clear its FSM state, settle counts, and the Diffs BRAM
28 *   (b) zero the Liquid field of every cell in the cell BRAM
29 *   (c) leave CellType (wall map) untouched
30 *   --- software does CellType bookkeeping through LOAD_MAP
31 *   (d) self-clear the bit when done
32 *   (e) deassert STATUS_BUSY when fully reset

```

```

33 *
34 * CTRL_LOAD_MAP (CTRL_REG[2])
35 * Pulsed by software after we've written all 4096 cell words.
36 * Controller MUST latch the CellType bits into the internal wall
37 * map (if the renderer or physics keeps a private copy), set
38 * STATUS_MAP_READY, and self-clear the bit.
39 *
40 * CTRL_BRUSH_APPLY (CTRL_REG[4])
41 * Pulsed by software after writing MOUSE_POS_REG and BRUSH_CFG_REG.
42 * Controller MUST:
43 * - read MOUSE_POS_REG → (grid_x, grid_y)
44 * - read BRUSH_CFG_REG → (tool, radius, liquid_amount)
45 * - apply the brush to the affected disc of cells:
46 *   tool = ADD → set CellType=BLANK, add liquid_amount
47 *   tool = ERASE → set CellType=BLANK, liquid=0
48 *   tool = WALL → set CellType=SOLID, liquid=0
49 *   radius = 0 → single cell at (x, y)
50 *   radius > 0 → disc of cells, Chebyshev or Euclidean
51 *                 (we use radius=0 in this file; that
52 *                 simplifies your job, you can ignore the
53 *                 disc rasterisation for now)
54 * - self-clear the bit when done
55 *
56 * STEP_CFG_REG.AUTO_RUN (bit 0, persistent)
57 * Software sets this once at startup. While set, controller runs
58 * one evaluate + commit tick per VGA frame autonomously --- no
59 * software step pulses required.
60 *
61 * STEP_CFG_REG.FRAME_LOCK (bit 1, persistent)
62 * When set, controller waits for VSYNC before starting the next
63 * tick. This prevents VGA tearing because the renderer can't
64 * observe the cell BRAM mid-update. We set this from software.
65 *
66 * VGA_CTRL_REG.ENABLE (bit 0, persistent)
67 * The renderer should drive RGB outputs only when this bit is set.
68 * Lets us safely load the map (no garbage visible) before kicking
69 * off the sim.
70 *
71 * In auto-run mode, we DO NOT poll STATUS_DONE or pulse
72 * CTRL_DONE_ACK. The controller can leave DONE sticky-set if it
73 * wants --- software just ignores it. Manual-step mode would care
74 * about DONE, but we're not using that here.
75 *
76 * -----
77 * BUILD AND RUN
78 * -----
79 * See README.md and Makefile. Briefly:
80 * $ make
81 * $ sudo insmod /path/to/water_sim_drv.ko
82 * $ sudo ./liquid-hps
83 *
84 * Needs root (or input group + cap_sys_rawio) to open /dev/input/mice
85 * and /dev/water_sim.
86 * ===== */
87
88 #include <stdio.h>
89 #include <stdlib.h>
90 #include <string.h>
91 #include <errno.h>
92 #include <unistd.h>
93 #include <fcntl.h>
94 #include <signal.h>
95 #include <sys/ioctl.h>
96 #include <stdint.h>
97
98 #include "water_sim.h" /* register map and ioctl interface */
99 #include "mouse_io.h" /* mouse → grid event abstraction */
100
101
102 /* =====
103 * Compile-time tuning
104 * ===== */
105
106 /* How much liquid one "add water" click injects, in Q2.16.
107 *
108 * BRUSH_CFG_REG's liquid field is 16 bits wide (bits [31:16]). Q216_HALF
109 * is 0x0008000 --- its low 16 bits are 0x8000. When the controller
110 * reads the field, it should treat it as the low 16 bits of a Q2.16
111 * value, which represents 0.5 (half a cell's nominal capacity).
112 */
113 #define WATER_BRUSH_AMOUNT (Q216_HALF & 0xFFFFu) /* = 0x8000 */
114
115 #define BRUSH_RADIUS 0
116

```

```

117 #define STEPS_PER_FRAME      1
118
119
120
121 // Globals
122 static int water_fd = -1;      /* /dev/water_sim file descriptor */
123 static volatile int running = 1; /* Set to 0 by SIGINT to exit */
124
125
126 /* =====
127 * Signal handling
128 *
129 * On Ctrl-C or SIGTERM, set the running flag to 0. We deliberately
130 * register the handler WITHOUT SA_RESTART, so a signal arriving during
131 * a blocking read() on /dev/input/mice causes the read to return -1
132 * with errno = EINTR. That breaks the main loop out of mouse_poll()
133 * so we can check 'running' and exit cleanly.
134 * ===== */
135
136 static void sig_handler(int sig)
137 {
138     (void)sig;
139     running = 0;
140 }
141
142 static void install_signal_handlers(void)
143 {
144     struct sigaction sa = {0};
145     sa.sa_handler = sig_handler;
146     sa.sa_flags = 0; /* no SA_RESTART --- let read() return EINTR */
147     sigemptyset(&sa.sa_mask);
148     sigaction(SIGINT, &sa, NULL);
149     sigaction(SIGTERM, &sa, NULL);
150 }
151
152
153 /* Write a 32-bit value to register 'offset' (one of the WATER_REG_*
154 * constants from water_sim.h). Returns 0 on success, -1 on error. */
155 static int reg_write(uint32_t offset, uint32_t value)
156 {
157     water_sim_reg_t r = { .reg = offset, .value = value };
158     if (ioctl(water_fd, WATER_SIM_WRITE_REG, &r) < 0) {
159         fprintf(stderr, "WRITE_REG(0x%04x = 0x%08x) failed: %s\n",
160             offset, value, strerror(errno));
161         return -1;
162     }
163     return 0;
164 }
165
166 /* Read the 32-bit value at register 'offset' into *out. */
167 static int reg_read(uint32_t offset, uint32_t *out)
168 {
169     water_sim_reg_t r = { .reg = offset, .value = 0 };
170     if (ioctl(water_fd, WATER_SIM_READ_REG, &r) < 0) {
171         fprintf(stderr, "READ_REG(0x%04x) failed: %s\n",
172             offset, strerror(errno));
173         return -1;
174     }
175     *out = r.value;
176     return 0;
177 }
178
179 /* Pulse a write-one-pulse control bit by writing the appropriate CTRL_*
180 * mask. The controller self-clears the bit when it has consumed the
181 * pulse, so this single write is sufficient. */
182 static int ctrl_pulse(uint32_t bit_mask)
183 {
184     return reg_write(WATER_REG_CTRL, bit_mask);
185 }
186
187 /* Write one cell directly into the FPGA's cell BRAM. Used at startup
188 * to load the initial map. Slow (~one ioctl per cell), but only
189 * happens once. */
190 static int cell_write(int x, int y, uint32_t cell_word)
191 {
192     water_sim_cell_t c = { .x = x, .y = y, .cell_word = cell_word };
193     if (ioctl(water_fd, WATER_SIM_WRITE_CELL, &c) < 0) {
194         fprintf(stderr, "WRITE_CELL(%d, %d) failed: %s\n",
195             x, y, strerror(errno));
196         return -1;
197     }
198     return 0;
199 }
200

```

```

201
202 /* =====
203 * Setup --- runs once at startup
204 * ===== */
205
206 /* Open /dev/water_sim and initialise the mouse subsystem.
207 * Returns 0 on success, -1 on failure. */
208 static int open_devices(void)
209 {
210     water_fd = open("/dev/water_sim", O_RDWR);
211     if (water_fd < 0) {
212         fprintf(stderr, "Cannot open /dev/water_sim: %s\n", strerror(errno));
213         fprintf(stderr, " Did you load the kernel module?\n");
214         fprintf(stderr, " Try: sudo insmod water_sim_drv.ko\n");
215         return -1;
216     }
217
218     if (mouse_init("/dev/input/mice") < 0) {
219         /* mouse_init prints its own error via perror() */
220         close(water_fd);
221         water_fd = -1;
222         return -1;
223     }
224
225     return 0;
226 }
227
228 /* Reset the FPGA peripheral and wait for it to come back idle.
229 *
230 * Controller-side contract: after we pulse CTRL_RESET, the controller
231 * should clear all internal state, zero every cell's liquid field
232 * (leaving CellType alone), and deassert STATUS_BUSY when finished. */
233 static int reset_fpga(void)
234 {
235     printf("Resetting FPGA peripheral... ");
236     fflush(stdout);
237
238     if (ctrl_pulse(CTRL_RESET) < 0) return -1;
239
240     /* Poll STATUS_BUSY for up to ~100 ms. Reset should complete in
241     * microseconds; this is just defensive. */
242     for (int tries = 0; tries < 1000; tries++) {
243         uint32_t status;
244         if (reg_read(WATER_REG_STATUS, &status) < 0) return -1;
245         if ((status & STATUS_BUSY) == 0) {
246             printf("done.\n");
247             return 0;
248         }
249         usleep(100); /* 100 µs */
250     }
251
252     fprintf(stderr, "Reset timed out --- STATUS_BUSY still asserted after 100 ms.\n");
253     return -1;
254 }
255
256 /* Write an all-blank, no-liquid cell map into the cell BRAM, then
257 * pulse CTRL_LOAD_MAP to tell the controller "the map is ready."
258 *
259 * Controller-side contract: on LOAD_MAP, latch the CellType bits from
260 * each cell word into whatever internal wall storage the renderer /
261 * physics modules use, then set STATUS_MAP_READY and self-clear the
262 * CTRL bit.
263 *
264 * Since every cell here has CellType = BLANK and liquid = 0, this is
265 * effectively the "clear the world" path. It's still important to do
266 * the write because the BRAM powers up with arbitrary contents. */
267 static int load_empty_map(void)
268 {
269     printf("Loading empty cell map (%d cells)... ", GRID_N);
270     fflush(stdout);
271
272     uint32_t blank = PACK_CELL_BLANK(0); /* CellType=BLANK, liquid=0 */
273
274     for (int y = 0; y < GRID_H; y++) {
275         for (int x = 0; x < GRID_W; x++) {
276             if (cell_write(x, y, blank) < 0) return -1;
277         }
278     }
279
280     /* Tell the controller the map is loaded. */
281     if (ioctl(water_fd, WATER_SIM_LOAD_MAP) < 0) {
282         fprintf(stderr, "LOAD_MAP ioctl failed: %s\n", strerror(errno));
283         return -1;
284     }

```

```

285
286 /* Wait for STATUS_MAP_READY (briefly). This isn't strictly
287 * required --- the next operation would block on STATUS_BUSY
288 * anyway --- but it gives us a clear failure point if the
289 * controller never asserts MAP_READY. */
290 for (int tries = 0; tries < 1000; tries++) {
291     uint32_t status;
292     if (reg_read(WATER_REG_STATUS, &status) < 0) return -1;
293     if (status & STATUS_MAP_READY) {
294         printf("ready.\n");
295         return 0;
296     }
297     usleep(100);
298 }
299
300 fprintf(stderr, "MAP_READY not asserted within 100 ms after LOAD_MAP.\n");
301 return -1;
302 }
303
304 /* Configure auto-run mode, frame-lock, and enable VGA output. */
305 static int configure_runtime(void)
306 {
307     /* STEP_CFG_REG:
308     *   AUTO_RUN   = 1 → controller advances on its own
309     *   FRAME_LOCK = 1 → controller waits for VSYNC before each tick
310     *   STEPS_PER_FRAME → number of evaluate+commit cycles per frame
311     */
312     uint32_t step_cfg = PACK_STEP_CFG(1, 1, STEPS_PER_FRAME);
313     if (reg_write(WATER_REG_STEP_CFG, step_cfg) < 0) return -1;
314
315     /* VGA_CTRL_REG: enable video. */
316     if (reg_write(WATER_REG_VGA_CTRL, VGA_CTRL_ENABLE) < 0) return -1;
317
318     printf("Auto-run enabled (%d step%s per frame, frame-locked).\n",
319           STEPS_PER_FRAME, STEPS_PER_FRAME == 1 ? "" : "s");
320     return 0;
321 }
322
323
324 /* =====
325 * Runtime --- mouse → brush translation
326 * ===== */
327
328 /* Send one brush command to the FPGA. Wraps the WATER_SIM_BRUSH_APPLY
329 * ioctl, which in turn writes MOUSE_POS_REG, BRUSH_CFG_REG, and pulses
330 * CTRL_BRUSH_APPLY --- all in one driver-side operation. */
331 static void brush_apply(int x, int y, uint32_t tool, uint32_t liquid)
332 {
333     if (x < 0 || x >= GRID_W || y < 0 || y >= GRID_H) return;
334
335     water_sim_brush_t b = {
336         .grid_x = (uint32_t)x,
337         .grid_y = (uint32_t)y,
338         .tool   = tool,
339         .radius = BRUSH_RADIUS,
340         .liquid = liquid,
341     };
342
343     if (ioctl(water_fd, WATER_SIM_BRUSH_APPLY, &b) < 0) {
344         /* Non-fatal --- log and keep going. A failed brush is preferable
345          * to crashing the whole loop because the user clicked weird. */
346         fprintf(stderr, "BRUSH_APPLY(%d, %d) failed: %s\n",
347               x, y, strerror(errno));
348     }
349 }
350
351 /* Rasterise a wall along the line from (x0, y0) to (x1, y1), one cell
352 * at a time, via per-cell brush applies. Standard Bresenham. Used
353 * for right-click drag wall drawing so a fast mouse move doesn't leave
354 * gaps between sample points.
355 *
356 * The FPGA's brush is per-cell; it has no concept of "draw a line."
357 * Line interpolation is a software concern. */
358 static void draw_wall_line(int x0, int y0, int x1, int y1)
359 {
360     int dx = (x1 > x0) ? (x1 - x0) : (x0 - x1);
361     int dy = -((y1 > y0) ? (y1 - y0) : (y0 - y1));
362     int sx = (x0 < x1) ? 1 : -1;
363     int sy = (y0 < y1) ? 1 : -1;
364     int err = dx + dy;
365
366     while (1) {
367         brush_apply(x0, y0, BRUSH_TOOL_WALL, 0);
368         if (x0 == x1 && y0 == y1) break;

```

```

369     int e2 = 2 * err;
370     if (e2 >= dy) { err += dy; x0 += sx; }
371     if (e2 <= dx) { err += dx; y0 += sy; }
372 }
373 }
374
375 /* Translate one mouse_event_t into FPGA brush command(s). */
376 static void handle_mouse_event(const mouse_event_t *ev)
377 {
378     switch (ev->action) {
379
380     case MOUSE_ADD_WATER:
381         brush_apply(ev->grid_x, ev->grid_y,
382                   BRUSH_TOOL_ADD, WATER_BRUSH_AMOUNT);
383         break;
384
385     case MOUSE_DRAW_WALL:
386         /* If this is a continuation of a drag (prev_gx/prev_gy valid),
387          * rasterise a line so fast mouse motion fills in cleanly.
388          * Otherwise it's the first point of a new drag --- just one cell. */
389         if (ev->prev_gx >= 0 && ev->prev_gy >= 0) {
390             draw_wall_line(ev->prev_gx, ev->prev_gy,
391                           ev->grid_x, ev->grid_y);
392         } else {
393             brush_apply(ev->grid_x, ev->grid_y, BRUSH_TOOL_WALL, 0);
394         }
395         break;
396
397     case MOUSE_ERASE:
398         brush_apply(ev->grid_x, ev->grid_y, BRUSH_TOOL_ERASE, 0);
399         break;
400
401     case MOUSE_NONE:
402     default:
403         /* mouse_poll() can fill in MOUSE_NONE when the cursor moves
404          * with no button held --- nothing to send to the FPGA. */
405         break;
406     }
407 }
408
409
410 /* =====
411 * Shutdown
412 * ===== */
413
414 static void teardown(void)
415 {
416     if (water_fd >= 0) {
417         /* Best effort: reset the FPGA so the next run starts clean.
418          * Ignore errors --- we're exiting anyway. */
419         ctrl_pulse(CTRL_RESET);
420         close(water_fd);
421         water_fd = -1;
422     }
423     mouse_cleanup();
424 }
425
426
427 int main(void)
428 {
429     printf("Liquid sim --- HPS main loop starting.\n");
430
431     install_signal_handlers();
432
433     if (open_devices() < 0) return 1;
434     if (reset_fpga() < 0) { teardown(); return 1; }
435     if (load_empty_map() < 0) { teardown(); return 1; }
436     if (configure_runtime() < 0) { teardown(); return 1; }
437
438     printf("\n");
439     printf("Controls:\n");
440     printf(" Left click      : add water\n");
441     printf(" Right click + drag : draw walls\n");
442     printf(" Middle click     : erase\n");
443     printf(" Ctrl-C          : quit\n");
444     printf("\n");
445     printf("Simulation is auto-running on the FPGA.\n");
446     printf("Watch the VGA monitor.\n\n");
447
448     /* -----
449     * Main loop
450     *
451     * mouse_poll() blocks on read(/dev/input/mice).
452     * On Ctrl-C, the signal handler clears 'running', and SIGINT

```

```

453 * causes the blocking read() to return -1 with errno = EINTR
454 * We treat EINTR as the exit signal.
455 * ----- */
456 while (running) {
457     mouse_event_t ev;
458
459     if (mouse_poll(&ev) == 0) {
460         handle_mouse_event(&ev);
461     } else {
462         /* mouse_poll returned -1. Two likely causes:
463          * EINTR: signal arrived --- loop will see !running and exit.
464          * anything else: real I/O error --- log and bail. */
465         if (errno != EINTR) {
466             perror("mouse_poll");
467             break;
468         }
469     }
470 }
471
472 printf("\nShutting down...\n");
473 teardown();
474 printf("Goodbye.\n");
475 return 0;
476 }

```

Listing 6: main.c code. HPS setup, runtime loop, and brush-command interface.

```

1  /* =====
2  * mouse_io.c --- USB mouse input module for the water simulator
3  *
4  * Reads 3-byte PS/2 packets from /dev/input/mice, accumulates relative
5  * deltas into a pixel-space cursor (640x480), and converts to grid
6  * coordinates (64x64).
7  *
8  * Provides a simple polling API --- see mouse_io.h for usage.
9  * ===== */
10
11 #include <stdio.h>
12 #include <unistd.h>
13 #include <fcntl.h>
14 #include "mouse_io.h"
15
16 /* -----
17 * Screen and grid constants
18 * ----- */
19 #define SCREEN_W  640
20 #define SCREEN_H  480
21 #define GRID_W    64
22 #define GRID_H    64
23
24 /* PS/2 byte-0 button masks */
25 #define BTN_LEFT  0x01
26 #define BTN_RIGHT 0x02
27 #define BTN_MIDDLE 0x04
28
29 /* -----
30 * Internal state (file-scoped --- one mouse per process)
31 * ----- */
32 static int fd_mouse = -1;
33
34 /* Pixel-space cursor (accumulated from relative deltas) */
35 static int cur_x = SCREEN_W / 2;
36 static int cur_y = SCREEN_H / 2;
37
38 /* Previous grid position for right-click drag tracking */
39 static int drag_gx = -1;
40 static int drag_gy = -1;
41
42 /* -----
43 * Helpers
44 * ----- */
45 static inline int clamp(int v, int lo, int hi)
46 {
47     if (v < lo) return lo;
48     if (v > hi) return hi;
49     return v;
50 }
51
52 /* -----
53 * Public API
54 * ----- */
55
56 int mouse_init(const char *device_path)
57 {

```

```

58 fd_mouse = open(device_path, O_RDONLY);
59 if (fd_mouse < 0) {
60     perror(device_path);
61     return -1;
62 }
63
64 /* Reset cursor to screen center */
65 cur_x = SCREEN_W / 2;
66 cur_y = SCREEN_H / 2;
67 drag_gx = -1;
68 drag_gy = -1;
69
70 return 0;
71 }
72
73 int mouse_poll(mouse_event_t *ev)
74 {
75     unsigned char buf[3];
76     ssize_t n;
77
78     /* Blocking read of one 3-byte PS/2 packet */
79     n = read(fd_mouse, buf, 3);
80     if (n != 3)
81         return -1;
82
83     /* Signed movement deltas */
84     int dx = (int)(signed char)buf[1];
85     int dy = (int)(signed char)buf[2];
86
87     /* Accumulate pixel cursor.
88      * PS/2: positive Y = mouse pushed away (physical up).
89      * Screen: positive Y = downward. So subtract dy. */
90     cur_x = clamp(cur_x + dx, 0, SCREEN_W - 1);
91     cur_y = clamp(cur_y - dy, 0, SCREEN_H - 1);
92
93     /* Convert to grid coordinates */
94     int gx = clamp(cur_x * GRID_W / SCREEN_W, 0, GRID_W - 1);
95     int gy = clamp(cur_y * GRID_H / SCREEN_H, 0, GRID_H - 1);
96
97     ev->grid_x = gx;
98     ev->grid_y = gy;
99     ev->prev_gx = -1;
100    ev->prev_gy = -1;
101    ev->action = MOUSE_NONE;
102
103    /* ---- Determine action from button state ---- */
104
105    if (buf[0] & BTN_LEFT) {
106        ev->action = MOUSE_ADD_WATER;
107    }
108
109    if (buf[0] & BTN_RIGHT) {
110        ev->action = MOUSE_DRAW_WALL;
111        ev->prev_gx = drag_gx; /* -1 on first point */
112        ev->prev_gy = drag_gy;
113        drag_gx = gx;
114        drag_gy = gy;
115    } else {
116        /* Right button released --- reset drag state */
117        drag_gx = -1;
118        drag_gy = -1;
119    }
120
121    if (buf[0] & BTN_MIDDLE) {
122        ev->action = MOUSE_ERASE;
123    }
124
125    return 0;
126 }
127
128 void mouse_cleanup(void)
129 {
130     if (fd_mouse >= 0) {
131         close(fd_mouse);
132         fd_mouse = -1;
133     }
134     drag_gx = -1;
135     drag_gy = -1;
136 }

```

Listing 7: USB mouse packet handling and grid-event translation, mouse-io.c code.

```

1 /* =====
2 * mouse_io.h --- USB mouse input module for the water simulator

```

```

3 *
4 * Reads /dev/input/mice, tracks cursor position in pixel space,
5 * converts to 64x64 grid coordinates, and reports button actions.
6 *
7 * Usage from main loop (Daanish's main.c):
8 *
9 * #include "mouse_io.h"
10 *
11 * mouse_init("/dev/input/mice");
12 *
13 * while (running) {
14 *     mouse_event_t ev;
15 *     if (mouse_poll(&ev) == 0) {
16 *         if (ev.action == MOUSE_ADD_WATER)
17 *             // write ev.grid_x, ev.grid_y to FPGA ...
18 *         if (ev.action == MOUSE_DRAW_WALL)
19 *             // draw wall line from (ev.prev_gx, ev.prev_gy)
20 *             // to (ev.grid_x, ev.grid_y) ...
21 *     }
22 * }
23 *
24 * mouse_cleanup();
25 * ===== */
26
27 #ifndef _MOUSE_IO_H
28 #define _MOUSE_IO_H
29
30 /* -----
31 * Action codes --- what the user intends to do this event
32 * ----- */
33 typedef enum {
34     MOUSE_NONE = 0, /* mouse moved but no relevant button held */
35     MOUSE_ADD_WATER = 1, /* left click --- spawn water */
36     MOUSE_DRAW_WALL = 2, /* right click --- draw solid wall */
37     MOUSE_ERASE = 3 /* middle click --- erase cell (set to blank) */
38 } mouse_action_t;
39
40 /* -----
41 * Event reported by mouse_poll()
42 *
43 * grid_x / grid_y : current cursor in grid coordinates [0..63]
44 * prev_gx / prev_gy: previous grid position when dragging (DRAW_WALL).
45 *                     Set to -1 on the first point of a new drag.
46 *                     The caller should use Bresenham between
47 *                     (prev_gx, prev_gy) -> (grid_x, grid_y) to
48 *                     fill in the wall line without gaps.
49 * ----- */
50 typedef struct {
51     mouse_action_t action;
52     int grid_x; /* current grid column [0 .. GRID_W-1] */
53     int grid_y; /* current grid row [0 .. GRID_H-1] */
54     int prev_gx; /* previous grid column (-1 = drag start) */
55     int prev_gy; /* previous grid row (-1 = drag start) */
56 } mouse_event_t;
57
58 /* -----
59 * API
60 * ----- */
61
62 /*
63 * mouse_init --- open the mouse device and reset cursor to screen center.
64 *
65 * device_path : typically "/dev/input/mice" (needs root or input group)
66 * returns : 0 on success, -1 on error (errno set)
67 */
68 int mouse_init(const char *device_path);
69
70 /*
71 * mouse_poll --- blocking read of one 3-byte PS/2 packet.
72 *
73 * Updates the internal cursor, converts to grid coordinates, and fills
74 * in *ev with the resulting action and position.
75 *
76 * returns : 0 on success, -1 on read error
77 */
78 int mouse_poll(mouse_event_t *ev);
79
80 /*
81 * mouse_cleanup --- close the mouse device and reset state.
82 */
83 void mouse_cleanup(void);
84
85 #endif /* _MOUSE_IO_H */

```

Listing 8: USB mouse packet handling and grid-event translation, mouse-io.h code.

```

1  /* =====
2  * water_sim.h --- Shared kernel / userspace header for the water-simulator
3  *
4  *
5  * Defines:
6  * - Avalon-MM register map          (Table 1, VGA_Water_Design §5)
7  * - CTRL / STATUS / BRUSH bit-fields
8  * - 32-bit GRID_MEM cell word layout (Table 2)
9  * - ioctl command numbers and argument structs
10 *
11 * Include from the kernel driver (water_sim_drv.c) and from any userspace
12 * program that talks to /dev/water_sim (mouse_io.c).
13 * ===== */
14
15 #ifndef _WATER_SIM_H
16 #define _WATER_SIM_H
17
18 #ifdef __KERNEL__
19 #include <linux/ioctl.h>
20 #include <linux/types.h>
21 #else
22 #include <sys/ioctl.h>
23 #include <stdint.h>
24 #endif
25
26 /* -----
27 * Avalon-MM register byte offsets (Table 1, design document §5)
28 *
29 * Offset      Name          Access  Description
30 * -----
31 * 0x0000      CTRL_REG      W       Write-one-pulse control bits
32 * 0x0004      STATUS_REG     R       Busy, done, phase, debug
33 * 0x0008      GRID_SIZE_REG  R/W     Grid W [15:0], H [31:16]
34 * 0x000C      MOUSE_POS_REG  W       Cell coords: X [15:0], Y [31:16]
35 * 0x0010      BRUSH_CFG_REG  W       Tool, radius, liquid amount
36 * 0x0014      STEP_CFG_REG   R/W     Auto-run, frame-lock, steps/frame
37 * 0x0018      TICK_COUNT_REG R       Free-running tick counter
38 * 0x0040      VGA_CTRL_REG   R/W     Video enable, clear, debug view
39 * 0x1000--    GRID_MEM       R/W     4096 × 32-bit packed cell words
40 * ----- */
41 #define WATER_REG_CTRL      0x0000
42 #define WATER_REG_STATUS    0x0004
43 #define WATER_REG_GRID_SIZE 0x0008
44 #define WATER_REG_MOUSE_POS 0x000C
45 #define WATER_REG_BRUSH_CFG 0x0010
46 #define WATER_REG_STEP_CFG  0x0014
47 #define WATER_REG_TICK_COUNT 0x0018
48 #define WATER_REG_VGA_CTRL  0x0040
49 #define WATER_GRID_MEM_BASE 0x1000
50 #define WATER_GRID_MEM_SIZE (4096 * 4) /* 64×64 cells × 4 bytes */
51
52 /* Total byte span the driver must memory-map */
53 #define WATER_PERIPH_SPAN    (WATER_GRID_MEM_BASE + WATER_GRID_MEM_SIZE)
54
55 /* -----
56 * CTRL_REG [0x0000] --- write-one-pulse command bits
57 *
58 * Each bit is self-clearing in the FPGA; software writes 1 to fire,
59 * the Global Controller acts on it, then hardware clears it.
60 * ----- */
61 #define CTRL_STEP          (1u << 0) /* Start one evaluate+commit tick */
62 #define CTRL_RESET        (1u << 1) /* Soft-reset controller + grid */
63 #define CTRL_LOAD_MAP     (1u << 2) /* Latch CellType bits → Line Mem */
64 #define CTRL_DONE_ACK     (1u << 3) /* Acknowledge & clear sticky DONE */
65 #define CTRL_BRUSH_APPLY  (1u << 4) /* Apply MOUSE_POS + BRUSH_CFG */
66
67 /* -----
68 * STATUS_REG [0x0004] --- read-only status
69 * ----- */
70 #define STATUS_BUSY        (1u << 0)
71 #define STATUS_DONE        (1u << 1)
72 #define STATUS_MAP_READY  (1u << 2)
73 #define STATUS_PHASE_SHIFT 3
74 #define STATUS_PHASE_MASK (0x3u << STATUS_PHASE_SHIFT)
75
76 /* -----
77 * MOUSE_POS_REG [0x000C]
78 * [15: 0] grid X (column, 0-based)
79 * [31:16] grid Y (row, 0-based)
80 * ----- */

```

```

81 #define PACK_MOUSE_POS(x, y) \
82     (((x) & 0xFFFFu) | (((y) & 0xFFFFu) << 16))
83
84 /* -----
85 * BRUSH_CFG_REG [0x0010]
86 * [ 1: 0] tool    --- 0 = none, 1 = add water, 2 = erase, 3 = wall
87 * [15: 8] radius  --- brush radius in cells (0 = single cell)
88 * [31:16] liquid  --- Q2.16 unsigned amount to inject (add-water only)
89 * ----- */
90 #define BRUSH_TOOL_NONE    0u
91 #define BRUSH_TOOL_ADD     1u
92 #define BRUSH_TOOL_ERASE   2u
93 #define BRUSH_TOOL_WALL    3u
94
95 #define BRUSH_RADIUS_SHIFT 8
96 #define BRUSH_LIQUID_SHIFT 16
97
98 #define PACK_BRUSH_CFG(tool, radius, liquid) \
99     (((tool) & 0x3u) | \
100      (((radius) & 0xFFu) << BRUSH_RADIUS_SHIFT) | \
101      (((liquid) & 0xFFFFu) << BRUSH_LIQUID_SHIFT))
102
103 /* -----
104 * STEP_CFG_REG [0x0014]
105 * [0] AUTO_RUN --- 1 = auto-step after each VGA frame
106 * [1] FRAME_LOCK --- 1 = wait for VSYNC before starting next tick
107 * [15:8] STEPS_PER_FRAME --- number of sim ticks per video frame
108 * ----- */
109 #define STEP_CFG_AUTO_RUN    (1u << 0)
110 #define STEP_CFG_FRAME_LOCK  (1u << 1)
111 #define STEP_CFG_SPF_SHIFT   8
112
113 #define PACK_STEP_CFG(auto_run, frame_lock, steps_per_frame) \
114     (((auto_run) ? 1u : 0u) | \
115      ((frame_lock) ? 2u : 0u) | \
116      (((steps_per_frame) & 0xFFu) << STEP_CFG_SPF_SHIFT))
117
118 /* -----
119 * VGA_CTRL_REG [0x0040]
120 * [0] Video enable
121 * [1] Clear visible liquid layer (without touching wall map)
122 * [2] Debug rendering mode (show Settled / isDownFlowing flags)
123 * ----- */
124 #define VGA_CTRL_ENABLE      (1u << 0)
125 #define VGA_CTRL_CLEAR_LIQUID (1u << 1)
126 #define VGA_CTRL_DEBUG_MODE  (1u << 2)
127
128 /* -----
129 * Grid constants
130 * ----- */
131 #define GRID_W      64
132 #define GRID_H      64
133 #define GRID_N      (GRID_W * GRID_H) /* 4096 cells */
134
135 /* -----
136 * 32-bit GRID_MEM cell word layout (Table 2, design document §5)
137 *
138 * Bits      Field      Width  Meaning
139 * -----
140 * [0] CellType      1 b    0 = Blank, 1 = Solid
141 * [18:1] Liquid     18 b   Q2.16 unsigned liquid amount
142 * [19] Settled      1 b    Quiescent flag
143 * [23:20] SettleCount 4 b    Settling-heuristic counter
144 * [24] isDownFlowing 1 b    VGA stream-drawing hint
145 * [31:25] Reserved   7 b
146 * ----- */
147 #define CELL_TYPE_BIT      0
148 #define CELL_LIQUID_LO     1
149 #define CELL_LIQUID_HI    18
150 #define CELL_SETTLED_BIT  19
151 #define CELL_SETTLE_LO    20
152 #define CELL_SETTLE_HI    23
153 #define CELL_DOWN_FLOW_BIT 24
154
155 #define CELL_TYPE_BLANK    0u
156 #define CELL_TYPE_SOLID   1u
157
158 /* Q2.16 literal helpers */
159 #define Q216_ONE           0x00010000u /* 1.0 in Q2.16 */
160 #define Q216_HALF         0x00008000u /* 0.5 in Q2.16 */
161
162 /* Pack a blank cell with a given Q2.16 liquid amount */
163 #define PACK_CELL_BLANK(liquid) \
164     (CELL_TYPE_BLANK | (((liquid) & 0x3FFFFu) << CELL_LIQUID_LO))

```

```

165
166 /* Pack a solid (wall) cell --- no liquid */
167 #define PACK_CELL_SOLID      (CELL_TYPE_SOLID)
168
169 /* -----
170  * ioctl interface --- argument structures
171  * ----- */
172
173 /* Generic register read / write */
174 typedef struct {
175     uint32_t reg;           /* byte offset (e.g. WATER_REG_CTRL) */
176     uint32_t value;        /* value to write, or value read back */
177 } water_sim_reg_t;
178
179 /* High-level brush command (MOUSE_POS + BRUSH_CFG + apply, in one call) */
180 typedef struct {
181     uint32_t grid_x;       /* cell column [0 .. GRID_W-1] */
182     uint32_t grid_y;       /* cell row    [0 .. GRID_H-1] */
183     uint32_t tool;         /* BRUSH_TOOL_ADD / ERASE / WALL */
184     uint32_t radius;       /* brush radius in cells */
185     uint32_t liquid;       /* Q2.16 liquid amount (add-water only) */
186 } water_sim_brush_t;
187
188 /* Single grid-cell read / write */
189 typedef struct {
190     uint32_t x, y;         /* cell coordinates */
191     uint32_t cell_word;    /* packed 32-bit word (Table 2) */
192 } water_sim_cell_t;
193
194 /* -----
195  * ioctl command numbers
196  * ----- */
197 #define WATER_SIM_MAGIC      'w'
198
199 #define WATER_SIM_WRITE_REG   _IOW (WATER_SIM_MAGIC, 1, water_sim_reg_t)
200 #define WATER_SIM_READ_REG    _IOWR(WATER_SIM_MAGIC, 2, water_sim_reg_t)
201 #define WATER_SIM_BRUSH_APPLY _IOW (WATER_SIM_MAGIC, 3, water_sim_brush_t)
202 #define WATER_SIM_STEP        _IO  (WATER_SIM_MAGIC, 4)
203 #define WATER_SIM_RESET       _IO  (WATER_SIM_MAGIC, 5)
204 #define WATER_SIM_LOAD_MAP    _IO  (WATER_SIM_MAGIC, 6)
205 #define WATER_SIM_WRITE_CELL   _IOW (WATER_SIM_MAGIC, 7, water_sim_cell_t)
206 #define WATER_SIM_READ_CELL    _IOWR(WATER_SIM_MAGIC, 8, water_sim_cell_t)
207 #define WATER_SIM_READ_STATUS  _IOR  (WATER_SIM_MAGIC, 9, uint32_t)
208
209 #endif /* _WATER_SIM_H */

```

Listing 9: Shared userspace/kernel register map and ioctl definitions.