



Global Sequencer State


```
/* Complete sequencer state. The UI calls get_sequencer_state() to pull a snapshot
   and render; drum.c never pushes to the UI. */
typedef struct {
    cell      sequence[NUM_STEPS][MAX_TRACKS]; /* [step][track] */
    int       tracks[MAX_TRACKS]; /* instrument_id per slot, or -1 if unassigned */
    unsigned int measure; /* [1, 8]: current measure */
    unsigned int global_bpm; /* [64, 192] */
    unsigned int cursor_step; /* [0, 15]: step offset within current measure */
    unsigned int cursor_track; /* [0, 7]: current track slot */
    unsigned int playback_state; /* 0 = editing, 1 = playing back */
    unsigned int playback_step; /* [0, 15]: step within current measure during playback */
    unsigned int edit_mode; /* NAVIGATION, INSTRUMENT_SELECT */
} sequencer_state;
```


Playback Register Map

- Avalon-MM Slave: audio engine module
- Single register
- Writes over LWH2F bridge (0xFF200000 base address)



FPGA Audio Engine Peripheral





voice_t struct
For storing
writedata

```
typedef struct packed {  
  
    logic active;  
    logic [27:0] phase;  
    logic [17:0] end_addr;  
    logic [12:0] ratio;  
    logic [6:0] gain;  
  
} voice_t;  
  
voice_t voices[0:NUM_VOICES-1];
```

Mixer State Machine



runs @ 44.1 kHz via sample_clk





DUAL-PORT BRAM BOUNDARY

No CDC logic needed - port 2 (write) on mem_clk; port 1 (read) on VGA_CLK; M10K blocks support independent clocks.



Name	Notes	Memory (bit)
pcm_samples.hex	3.546s, 44.1kHz, loaded in 16b pcm_mem registers	156,395
[31:0] sample_index [0:16]	Indexes for the starting samples of each instrument and final index of pcm_mem	544
[64:0] voices [0:63]	Registers to store data and parameters for each playing note. Up to 64 at a time. logic active; logic [27:0] phase; logic [17:0] end_addr; logic [12:0] ratio; logic [6:0] gain;	4160
Mixing regs	Keeping track of logic for the main mixer FSM logic [5:0] voice_pos; logic signed [31:0] pcm_data; logic signed [31:0] mix_accum; mixer_state_t state [1:0];	62
Tileset	256 tile slots, 16×16 pixels per slot, 2 bits per pixel (4 colors total) The actual tileset.bin uses 8 bits (1 byte) each only at load time for ease of addressing with (only slightly slows down startup), actual FPGA BRAM usage is 2 bits each with ts_din(writedata[1:0]) In practice we only use about 192 tile slots	131,072
Palette	8 bits per R/G/B (24 bits total), 4 colors total	96
(Live) Tilemap	32×16 tiles, 8 bits per tile (to address all 256 possible tile slots) Only 20×15 tiles are visible. (Actual displayed resolution is 320×240, we display each pixel as a 2×2 pixel on screen.) The extra tiles allow easy address conversion by bit-slicing VGA counters	4096
Total memory (bit)		296425