


Block Game



by Mihir, Wesley, and Josh




Program Overview - Block Diagram




HPS-FPGA Link



Rasterizer Finite State Machine



Memory Layout



SDRAM



Front Frame (RGB565)
640 x 480 x 2 bytes

Band 0	0x0000000 - 0x012C00
Band 1	0x012C00 - 0x025800
Band 2	0x025800 - 0x038400
Band 3	0x038400 - 0x04B000
Band 4	0x04B000 - 0x05DC00
Band 5	0x05DC00 - 0x070800
Band 6	0x070800 - 0x083400
Band 7	0x083400 - 0x096000
640 x 60 x 2 bytes	


Back Frame (RGB565)
640 x 480 x 2 bytes

Band 0	0x1000000 - 0x112C00
Band 1	0x112C00 - 0x125800
Band 2	0x125800 - 0x138400
Band 3	0x138400 - 0x14B000
Band 4	0x14B000 - 0x15DC00
Band 5	0x15DC00 - 0x170800
Band 6	0x170800 - 0x183400
Band 7	0x183400 - 0x196000
640 x 60 x 2 bytes	




MLAB




MLAB




Local Band Caches







Hardware Quad Pipeline



Band Cache Indexing



Reciprocal Calculation




Quad Descriptor Memory Layout

quad_desc
s16 x__min, y_min, x_max, y_max
edges[4] - s32 A, B, C
u16 z0
s16 dz_dx, dz_dy
u8 tex_or_color
u8 flags

quad_desc_uv
s32 u/w, u/w dx, u/w dy
s32 v/w, v/w dx, v/w dy
s32 1/w, 1/w dx, 1/w dy

VGA Scanout



Quad Generation Math

$$\begin{bmatrix} x_{clip} \\ y_{clip} \\ z_{clip} \\ w_{clip} \end{bmatrix} = \mathbf{P} \cdot \mathbf{V} \cdot \begin{bmatrix} x_{world} \\ y_{world} \\ z_{world} \\ 1 \end{bmatrix}$$

Quartus Fitter Report

Metric	Used / Result	Available on DE1-SoC FPGA	Utilization
LABs	3,207	3,207	100%
MLAB memory bits	337	up to ~ 1,026,000 bits, using LABs as MLABs	<1%
ALMs	28,687	32,070	89%
ALUTs, logic	31,792	~ 64,140 ALUTs	~ 50%
M10K blocks	397	397	100%
DSP blocks	44	87	51%
Slowest same-clock Fmax	62.07 MHz	target domain: 50 MHz	passes Fm
Voxel SDRAM Fmax	122.34–126.18 MHz	target: 100 MHz	passes Fm