

## **FPGA-MPC**

## **Model Predictive Control**




# **TinyMPC**: Model-Predictive Control on Resource-Constrained Microcontrollers





Khai Nguyen<sup>1\*</sup>, Sam Schoedel<sup>2\*</sup>, Anoushka Alavilli<sup>3\*</sup>, Brian Plancher<sup>4</sup>, Zachary Manchester<sup>2</sup> Sam Schoedel<sup>2\*</sup>, Khai Nguyen<sup>1\*</sup>, Elakhya Nedumaran<sup>3</sup>, Brian Plancher<sup>4</sup>, Zachary Manchester<sup>2</sup> 1: Mechanical Engineering, 2: Robotics Institute, 3: Electrical & Computer Engineering, Carnegie Mellon University 4: Barnard College, Columbia University \*These authors contributed equally to this work.


## The Alternating Direction Method of Multipliers (ADMM)




## TinyMPC: compressed ADMM for MPC on microcontrollers











Quadrotor Input:  $u_1$ ,  $u_2$ ,  $u_3$ ,  $u_4$ Motor thrust commands, each between 0 and 1. Each value is a fixed-point  $\rightarrow$  16 bits Total = 16 \* 4 = 64 bits.

Quadrotor Output: x, y, z,  $\varphi$ ,  $\theta$ ,  $\psi$ , dx, dy, dz, d $\varphi$ , d $\theta$ , d $\psi$ Position, orientation, linear velocity, angular velocity Each value is a fixed-point  $\rightarrow$  16 bits Total = 16 \* 12 = 192 bits




#### ADERA.

The hardware in FPGA part is built in Qsys. The data translate through Lightweight HPS-to-FPGA Bridge is converted into Avalon-MM master interface. So the IP PIO controller and HEX Controller works as the Avalon-MM slave in the system. They control the pins related to the LED and HEX to change the LED and HEX's state. This is similar to the system using NIOS II processor to control LED and HEX.




### Individual Stage Outputs

#### Forwards Pass Output



#### Dual-Update Output




#### Slack-Update Output

🔢 Wave - Default :			
<b>2</b> -	Msgs		
🖪 I slack_update_tb/	16'd12 16'd12 1	12 12 12 12 12 12 12 12 12 12 12 12 12 1	
🖽 🔶 /slack_update_tb/	16'd5 16'd5 16'	5555	

As you can see slack-update is clipping properly where we purposely set the inputs to slack update to bc beyond the min and max values and we see correct clip.

## **Primal Update**



## **Backwards Pass**

<pre># d k (feedforward)</pre>	
$\neq d_k[0] = 2$	
$# d_k[1] = 3$	
$# d_k[2] = 4$	
$# d_k[3] = 5$	
<pre># p_out (linear term)</pre>	
<pre># p_out[0] = 1</pre>	
<pre># p_out[1] = 2</pre>	
<pre># p_out[2] = 3</pre>	
$# p_{out}[3] = 4$	
<pre># p_out[4] = 5</pre>	
$# p_{out}(5) = 6$	
$\neq p_{out[6]} = 7$	
<pre># p out(7) = 8</pre>	
# p out[8] = 9	
# p out[9] = 10	
<pre># p out[10] = 11</pre>	
<pre># p out[11] = 12</pre>	
<pre># ** Note: \$finish : /homes/user/stud/spring25/rjh2173/work/backward_pass_tb.sv # Time: 60 ns Iteration: 0 Instance: /backward_pass_tb 1</pre>	(113)
# 1 # Break in Module backward pass tb at /homes/user/stud/spring25/rjh2173/work/backw	med name ab o
<pre># Bleak in Module Deckwald_pasa_cD ac /Homes/user/acdd/apring25/1jh21/5/WOLK/Dackw 113</pre>	aru pass co.s
115	
L#55	



## **Residual Computation**

```
# === Simulation Results ===
# dual res
                  (expected 6)
           = 6
# converged = 0
                 (expected 0)
                  (expected 1)
# done
             = 1
# ** Note: $finish : /homes/user/stud/spring25/rjh2173/work/tb_residual_calculator_alex.sv(115)
    Time: 285 ns Iteration: 0 Instance: /tb residual calculator alex
ŧ
# 1
# Break in Module tb residual calculator alex at /homes/user/stud/spring25/rjh2173/work/tb residual c
alculator alex.sv line 115
VSIM 11>
```

