


CircuitSim

Andrew Yang
Case Schemmer
Faustina Cheng
Jary Tolentino
Ming Gong



(Modified) Node Voltage Analysis



Kirchhoff's Current Law:

$$\frac{v_1}{R_1} + \frac{v_1 - v_2}{R_2} - I_1 = 0$$

$$\frac{v_2}{R_2} + \frac{v_2 - v_1}{R_3} = 0$$

System of Equations:

$$\begin{cases} G_1 v_1 + G_2 (v_1 - v_2) = I_1 \\ G_3 v_2 + G_2 (v_2 - v_1) = 0 \end{cases}$$

$$\begin{bmatrix} G_1 + G_2 & -G_2 \\ -G_2 & G_2 + G_3 \end{bmatrix} \begin{bmatrix} v_1 \\ v_2 \end{bmatrix} = \begin{bmatrix} I_1 \\ 0 \end{bmatrix}$$

$$\mathbf{G}\mathbf{v} = \mathbf{I}$$

Overall Design

Driver:

1. Takes in input file (SPICE netlist)
 - a. Circuit components + transient analysis parameters
2. Translates the components into matrix representation
3. Matrix solver loop
 - a. Matrix is written to FPGA memory
 - b. FPGA performs Gaussian Elimination
 - c. FPGA writes results
4. Writes to CSV file (time, node/voltage values)

Input Parsing

Input: SPICE deck

```
* Simple LRC
```

```
* Components
```

```
V1 1 0 DC 5;
```

```
R1 1 2 10;
```

```
L1 2 3 1e-3;
```

```
C1 3 0 1e-6;
```

```
.TRAN 5e-6 0.50
```

```
* End of Netlist
```

```
.END
```

Parse:

```
add_vsrc(...)
```

```
add_res(...)
```

```
add_ind(...)
```

```
add_cap(...)
```

Component Array:

Vsrc

type: Linear
stamp_lin: vsrc_stamp
n1: 1 n2: 0
ni: 4
dc_value: 5

Res

type: Static
stamp_lin: res_stamp
n1: 1 n2: 2
resistance: 10

Ind

type: Linear
stamp_lin: ind_stamp
update: ind_update
n1: 2 n2: 3
L: 1e-3 dt: 5e-6
i_prev: 0
v_prev: 0

Cap

type: Linear
stamp_lin: cap_stamp
update: ind_update
n1: 3 n2: 0
C: 1e-6 dt: 5e-6
i_prev: 0
v_prev: 0

Input Parsing

We support the definition of:

- Voltage and current sources
- Voltage controlled voltage and current sources
- Resistors
- Capacitors
- Inductors
- Diodes
- NMOS and PMOS

Miscellaneous

- .TRAN (time information for transient analysis)
- Comments

Diode



Newton's method

$$i_d = I_s(e^{v_d/V_t} - 1)$$

$$G_{eq} \equiv \frac{di_d}{dv_d} = \frac{I_s}{V_t} e^{v_{d0}/V_t}$$



$$\begin{aligned} i_d &\approx i_{d0} + G_{eq}(v_d - v_{d0}) \\ &= (i_{d0} - G_{eq}v_{d0}) + G_{eq}v_d \end{aligned}$$

1. Stamp
2. Solve
3. Update



Capacitor

Make a time step approximation




$$i(t) = C \frac{dv_C}{dt} = C \frac{d(v_2 - 0)}{dt}$$

$$i(t_0 + \Delta t) \approx C \frac{v_2(t_0 + \Delta t) - v_2(t_0)}{\Delta t}$$



$$v_2(t_0 + \Delta t) = v_2(t_0) + \frac{\Delta t}{C} i(t_0 + \Delta t)$$

$$v_2(t) = v_2(t_0) + \frac{\Delta t}{C} i(t)$$



MOSFETs

Piecewise nonlinear equation
Multivariable linear models



Matrix Solver

For each timestep:

- Stamp static components
- While (not converged)
 - Stamp linear components
 - Copy G and I to FPGA
 - `ioctl()` Solves matrix on hardware
 - Read v from FPGA

Theory

Gaussian Elimination:



$$\begin{bmatrix} 1 & -2 & 1 \\ -2 & 1 & -1 \\ 1 & -1 & 0 \end{bmatrix} \begin{bmatrix} a \\ b \\ c \end{bmatrix} = \begin{bmatrix} 1 \\ 0 \\ 5 \end{bmatrix}$$

$$\begin{bmatrix} -2 & 1 & -1 \\ 1 & -2 & 1 \\ 1 & -1 & 0 \end{bmatrix} \begin{bmatrix} a \\ b \\ c \end{bmatrix} = \begin{bmatrix} 0 \\ 5 \\ 1 \end{bmatrix}$$


$$\begin{bmatrix} -2 & 1 & -1 \\ 0 & -1.5 & 0.5 \\ 0 & -0.5 & -0.5 \end{bmatrix} \begin{bmatrix} a \\ b \\ c \end{bmatrix} = \begin{bmatrix} 0 \\ 1 \\ 5 \end{bmatrix}$$

$$\begin{bmatrix} -2 & 1 & -1 \\ 0 & -1.5 & 0.5 \\ 0 & 0 & -2/3 \end{bmatrix} \begin{bmatrix} a \\ b \\ c \end{bmatrix} = \begin{bmatrix} 0 \\ 1 \\ 14/3 \end{bmatrix}$$


State Machine





State Block Diagram




State Block Diagram











FP IP

Intel FPGA, set FP to work for 50MHz clock and
had corresponding latencies



M10K Memory





Control Signal `ioctl()`

Matrix dim (8 bits)			
G	R	Unused (6 bits)	
D	E	S	Unused (5 bits)


Platform Designer

Use	Connections	Name	Description	Export	Clock	Base	End
<input checked="" type="checkbox"/>		clk_0	Clock Source				
		clk_in	Clock Input	clk	exported		
		clk_in_reset	Reset Input	reset	clk_0		
		clk	Clock Output	<i>Double-click to</i>			
		clk_reset	Reset Output	<i>Double-click to</i>			
<input checked="" type="checkbox"/>		hps_0	Arria V/Cyclone V Hard Proce...				
		h2f_user1_clock	Clock Output	<i>Double-click to</i>	hps_0_h2...		
		memory	Conduit	hps_ddr3			
		hps_io	Conduit	hps			
		h2f_reset	Reset Output	<i>Double-click to</i>			
		h2f_axi_clock	Clock Input	<i>Double-click to</i>	clk_0		
		h2f_axi_master	AXI Master	<i>Double-click to</i>	[h2f_axi_...		
		f2h_axi_clock	Clock Input	<i>Double-click to</i>	clk_0		
		f2h_axi_slave	AXI Slave	<i>Double-click to</i>	[f2h_axi_...		
		h2f_lw_axi_clock	Clock Input	<i>Double-click to</i>	clk_0		
		h2f_lw_axi_master	AXI Master	<i>Double-click to</i>	[h2f_lw_a...		
<input checked="" type="checkbox"/>		gaussian_0	gaussian				
		clock	Clock Input	<i>Double-click to</i>	clk_0		
		reset	Reset Input	<i>Double-click to</i>	[clock]		
		csr	Avalon Memory Mapped Slave	<i>Double-click to</i>	[clock]	0x0000_0000	0x0000_0003
		mem	Avalon Memory Mapped Slave	<i>Double-click to</i>	[clock]	0x0000_0000	0x0001_ffff


4th-Order Filter





CMOS





Rising Edge Triggered Data Flip Flop



555 Hybrid Chip



Failure Modes



Acknowledgements



Stephen Edwards

Peiran Wang

<https://www.h-schmidt.net/FloatConverter/IEEE754.html>

