

Processors, FPGAs, and ASICs

Part 2: Processors to Fixed-Function

Stephen A. Edwards

Columbia University

Spring 2022

Spectrum of IC choices

Flexible, efficient



Full Custom

You choose

Polygons (Intel)

ASIC

Circuit (Sony)

Gate Array

Wires

FPGA

Logic network

PLD

Logic function

GP Processor

Program (e.g., ARM)

SP Processor

Program (e.g., DSP)

Multifunction

Settings (e.g., Accelerometer)

Fixed-function

Part number (e.g., 7400)

Cheap, quick to design


Euclid



Euclid's Algorithm

```
int gcd(int m, int n)
{
    int r;
    while ((r = m % n) != 0) {
        m = n;
        n = r;
    }
    return n;
}
```

The
Intel
80386
c. 1985



i386 Programmer's Model

31	0	
		Mostly General-Purpose Registers
		Source index
		Destination index
		Base pointer
		Stack pointer
		Status word
		Instruction Pointer


15	0	
		Code segment
		Data segment
		Stack segment
		Extra segment
		Data segment
		Data segment

Euclid on the i386

```
int gcd(int m, int n)
{
    int r;
    while ((r = m % n) != 0) {
        m = n;
        n = r;
    }
    return n;
}
```

```
gcd: pushl %ebp
      movl %esp,%ebp
      pushl %ebx
      movl 8(%ebp),%eax
      movl 12(%ebp),%ecx
      jmp .L6
.L4: movl %ecx,%eax
      movl %ebx,%ecx
.L6: cltd
      idivl %ecx
      movl %edx,%ebx
      testl %edx,%edx
      jne .L4
      movl %ecx,%eax
      movl -4(%ebp),%ebx
      leave
      ret
```

Sun's
SPARC
Processor
c. 1987



SPARC Programmer's Model

31	0
r0	Always 0
r1	Global Registers
:	
r7	
r8/o0	Output Registers
:	
r14/o6	Stack Pointer
r15/o7	

Always 0
Global Registers

Output Registers

Stack Pointer

31	0
r16/l0	Local Registers
r17/l1	
:	
r23/l7	
r24/i0	Input Registers
:	
r30/i6	Frame Pointer
r31/i7	Return Address

Local Registers

Input Registers

Frame Pointer
Return Address

PSR	Status Register
PC	Program Counter
nPC	Next PC

SPARC Register Windows

The output registers of the calling procedure become the inputs to the called procedure

The global registers remain unchanged

The local registers are not visible across procedures


r8/o0 ⋮ r15/o7	r24/i0 ⋮ r31/i7
r16/l0 ⋮ r23/l7	
r8/o0 ⋮ r15/o7	r24/i0 ⋮ r31/i7
r16/l0 ⋮ r23/l7	

Euclid on the SPARC

```
int gcd(m, n)
int m, n;
{
    int r;
    while ((r = m % n) != 0) {
        m = n;
        n = r;
    }
    return n;
}
```

```
gcd: save    %sp,-96,%sp
      mov     %i0,%o0
      call    .rem,2
      mov     %i1,%o1
      mov     %o0,%i5
      tst     %i5
      be     L2
      mov     %i1,%o0
L1:   mov     %i5,%i1
      call    .rem,2
      mov     %i1,%o1
      mov     %o0,%i5
      tst     %i5
      bne,a  L1
      mov     %i1,%o0
L2:   ret
      restore %g0,%i1,%o0
```

Motorola's
DSP56000
c. 1986



DSP 56000 Programmer's Model

55 48 47

24 23

0

x1	x0
y1	y0

Source Registers

a2	a1	a0
b2	b1	b0

Accumulator

15 0

Program Counter
Status Register
Loop Address
Loop Count

15 0 15 0 15 0

r7	n7	m7
----	----	----

:

:

:

r4	n4	m4
----	----	----

r4

n4

m4

r3	n3	m3
----	----	----

r3

n3

m3

r0	n0	m0
----	----	----

r0

n0

m0

Address Registers

15

PC Stack

0

15


SR Stack

0


--

Stack pointer

Motorola DSP56000 Data ALU



Motorola DSP56000 AGU




FIR Filter in 56000

```
move #samples, r0
move #coeffs, r4
move #n-1, m0
move m0, m4
movep y:input, x:(r0)
clr a           x:(r0)+, x0  y:(r4)+, y0

rep #n-1
mac x0,y0,a x:(r0)+, x0  y:(r4)+, y0

macr x0,y0,a (r0)-
movep a, y:output
```

TI
TMS320
C6201
VLIW
DSP
c. 1997




TI

TMS320

C6000

VLIW

DSP



FIR in One 'C6 Assembly Instruction

FIRLOOP:

```
LDH .D1 *A1++, A2 ; Fetch next sample
|| LDH .D2 *B1++, B2 ; Fetch next coefficient
|| [B0] SUB .L2 B0, 1, B0 ; Decrement loop count
|| [B0] B .S2 FIRLOOP ; Branch if non-zero
|| MPY .M1X A2, B2, A3 ; Sample × Coefficient
|| ADD .L1 A4, A3, A4 ; Accumulate result
```

FIR in One 'C6 Assembly Instruction

FIRLOOP:

```
LDH .D1    *A1++, A2 ; Fetch next sample
|| LDH .D2    *B1++, B2 ; Fetch next coefficient
|| [B0] SUB .L2    B0, 1, B0 ; Decrement loop count
|| [B0] B     .S2    FIRLOOP ; Branch if non-zero
|| MPY .M1X A2, B2, A3 ; Sample × Coefficient
|| ADD .L1    A4, A3, A4 ; Accumulate result
```



Run in parallel

FIR in One 'C6 Assembly Instruction

Load a halfword (16 bits)

↓

FIRLOOP:

```
LDH .D1    *A1++, A2 ; Fetch next sample
|| LDH .D2    *B1++, B2 ; Fetch next coefficient
|| [B0] SUB .L2    B0, 1, B0 ; Decrement loop count
|| [B0] B     .S2    FIRLOOP ; Branch if non-zero
|| MPY .M1X A2, B2, A3 ; Sample × Coefficient
|| ADD .L1    A4, A3, A4 ; Accumulate result
```

FIR in One 'C6 Assembly Instruction

Do this on unit D1

↓

```
FIRLOOP:  
    LDH .D1    *A1++, A2 ; Fetch next sample  
    || LDH .D2    *B1++, B2 ; Fetch next coefficient  
    || [B0] SUB .L2    B0, 1, B0 ; Decrement loop count  
    || [B0] B     .S2    FIRLOOP ; Branch if non-zero  
    || MPY .M1X A2, B2, A3 ; Sample × Coefficient  
    || ADD .L1    A4, A3, A4 ; Accumulate result
```

FIR in One 'C6 Assembly Instruction

FIRLOOP:

```
LDH .D1 *A1++, A2 ; Fetch next sample  
|| LDH .D2 *B1++, B2 ; Fetch next coefficient  
|| [B0] SUB .L2 B0, 1, B0 ; Decrement loop count  
|| [B0] B .S2 FIRLOOP ; Branch if non-zero  
|| MPY .M1X A2, B2, A3 ; Sample × Coefficient  
|| ADD .L1↑ A4, A3, A4 ; Accumulate result
```

Use the cross path


FIR in One 'C6 Assembly Instruction

FIRLOOP:




```
LDH .D1 *A1++, A2 ; Fetch next sample  
|| LDH .D2 *B1++, B2 ; Fetch next coefficient  
|| [B0] SUB .L2 B0, 1, B0 ; Decrement loop count  
|| [B0] B .S2 FIRLOOP ; Branch if non-zero  
|| ↑ MPY .M1X A2, B2, A3 ; Sample × Coefficient  
|| ADD .L1 A4, A3, A4 ; Accumulate result
```

Predicated instruction (only if B0 non-zero)


Analog Devices ADXL345 Accelerometer




14 pins, 3mm by 5mm



DE1-SoC Connections to the ADXL345 Accelerometer



I²C Bus Protocol



ADXL345 Registers (30, 8-bit)

Address		Name	Type	Reset Value	Description
Hex	Dec				
0x00	0	DEVID	R	11100101	Device ID
0x01 to 0x1C	1 to 28	Reserved			Reserved; do not access
0x1D	29	THRESH_TAP	R/W	00000000	Tap threshold
0x1E	30	OFSX	R/W	00000000	X-axis offset
0x1F	31	OFSY	R/W	00000000	Y-axis offset
0x20	32	OFSZ	R/W	00000000	Z-axis offset
0x21	33	DUR	R/W	00000000	Tap duration
0x22	34	Latent	R/W	00000000	Tap latency
0x23	35	Window	R/W	00000000	Tap window
0x24	36	THRESH_ACT	R/W	00000000	Activity threshold
0x25	37	THRESH_INACT	R/W	00000000	Inactivity threshold
0x26	38	TIME_INACT	R/W	00000000	Inactivity time
0x27	39	ACT_INACT_CTL	R/W	00000000	Axis enable control for activity and inactivity detection
0x28	40	THRESH_FF	R/W	00000000	Free-fall threshold
0x29	41	TIME_FF	R/W	00000000	Free-fall time
0x2A	42	TAP_AXES	R/W	00000000	Axis control for single tap/double tap
0x2B	43	ACT_TAP_STATUS	R	00000000	Source of single tap/double tap
0x2C	44	BW_RATE	R/W	00001010	Data rate and power mode control
0x2D	45	POWER_CTL	R/W	00000000	Power-saving features control
0x2E	46	INT_ENABLE	R/W	00000000	Interrupt enable control
0x2F	47	INT_MAP	R/W	00000000	Interrupt mapping control
0x30	48	INT_SOURCE	R	00000010	Source of interrupts
0x31	49	DATA_FORMAT	R/W	00000000	Data format control
0x32	50	DATAX0	R	00000000	X-Axis Data 0
0x33	51	DATAX1	R	00000000	X-Axis Data 1
0x34	52	DATAY0	R	00000000	Y-Axis Data 0
0x35	53	DATAY1	R	00000000	Y-Axis Data 1
0x36	54	DATAZ0	R	00000000	Z-Axis Data 0
0x37	55	DATAZ1	R	00000000	Z-Axis Data 1
0x38	56	FIFO_CTL	R/W	00000000	FIFO control
0x39	57	FIFO_STATUS	R	00000000	FIFO status

Register Documentation (only 3 pages)

REGISTER DEFINITIONS

Register 0x00—DEVID (Read Only)

D7	D6	D5	D4	D3	D2	D1	D0
1	1	1	0	0	1	0	1

The DEVID register holds a fixed device ID code of 0x65 (345 octal).

Register 0x1D—THRESH_TAP (Read/Write)

The THRESH_TAP register is eight bits and holds the threshold value for tap interrupts. The data format is unsigned, so the magnitude of the tap event is compared with the value in THRESH_TAP for normal tap detection. The scale factor is 62.5 mg/LSB. A value of 0 may result in undesirable behavior if single tap/double tap interrupts are enabled.

Register 0x1E, Register 0x1F, Register 0x20—OFSX, OFSY, OFSZ (Read/Write)

The OFSX, OFSY, and OFSZ registers are each eight bits and offer user-set offsets in addition to twin complement format with a scale factor of 1.56 mg/LSB (that is, 0x7F = 2 g). The value stored in the offset registers is automatically added to the acceleration data, and the resulting value is stored in the output data registers. For additional information regarding offset calibration and the use of the offset registers, refer to the Offset Calibration section.

Register 0x21—DUR (Read/Write)

The DUR register is eight bits and contains an unsigned time value representing the maximum time that an event must be above the THRESH_TAP threshold to qualify as a tap event. The scale factor is 6.25 ms/LSB. A value of 0 disables the single tap/double tap functions.

Register 0x22—Latent (Read/Write)

The latent register is eight bits and contains an unsigned time value representing the wait time from the detection of a tap event to the start of the time window (defined by the window register) during which a double-second tap event can be detected. The scale factor is 1.25 ms/LSB. A value of 0 disables the double tap function.

Register 0x23—Window (Read/Write)

The window register is eight bits and contains an unsigned time value representing the amount of time after the expiration of the latency time (determined by the latent register) during which a second valid tap can begin. The scale factor is 1.25 ms/LSB. A value of 0 disables the double tap function.

Register 0x24—THRESH_ACT (Read/Write)

The THRESH_ACT register is eight bits and holds the threshold value for detecting activity. The data format is unsigned, so the magnitude of the activity event is compared with the value in the THRESH_ACT register. The scale factor is 62.5 mg/LSB. A value of 0 may result in undesirable behavior if the activity interrupt is enabled.

ACT_X Enable Bits and INACT_X Enable Bits

A setting of 1 enables x-, y-, or z-axis participation in detecting activity or inactivity. A setting of 0 excludes the selected axis from participation. If all axes are excluded, the function is disabled. For activity detection, all participating axes are logically ORed, causing the activity function to trigger when any of the participating axes exceed the threshold. For inactivity detection, all participating axes are logically ANDED, causing the inactivity function to trigger only if all participating axes are below the threshold for the specified time.

Register 0x25—TIME_INACT (Read/Write)

The TIME_INACT register is eight bits and contains an unsigned time value representing the amount of time that acceleration must be less than the value in the THRESH_INACT register for inactivity to be declared. The scale factor is 1 sec/LSB. Unlike the other interrupt functions, which use unfiltered data (see the Threshold section), the inactivity function uses filtered output data. At least one output sample must be generated for the inactivity interrupt to be triggered. This results in the function appearing unresponsive if the TIME_INACT register is set to a value less than the time constant of the output data rate. A value of 0 results in an interrupt when the output data is less than the value in the THRESH_INACT register.

Register 0x26—TIME_FF (Read/Write)

The TIME_FF register is eight bits and stores an unsigned time value representing the minimum time that the value of all axes must be less than THRESH_FF to generate a free-fall interrupt. The scale factor is 5 ms/LSB. A value of 0 may result in undesirable behavior if the free-fall interrupt is enabled. Values between 100 ms and 350 ms (0x14 to 0x96) are recommended.

Register 0x27—ACT_INACT_CTL (Read/Write)

D7	D6	D5	D4	D3	D2	D1	D0
ACT ac/dc	ACT_X enable	ACT_Y enable	ACT_Z enable				
0	0	0	0				

D3	D2	D1	D0
INACT ac/dc	INACT_X enable	INACT_Y enable	INACT_Z enable
0	0	0	0

ACT AC/DC and INACT AC/DC Bits

A setting of 0 selects dc-coupled operation, and a setting of 1 enables ac-coupled operation. In dc-coupled operation, the current acceleration magnitude is compared directly with THRESH_ACT and THRESH_INACT to determine whether activity or inactivity is detected.

In ac-coupled operation for activity detection, the acceleration value at the start of activity detection is taken as a reference value. New samples of acceleration are then compared to this reference value, and if the magnitude of the difference exceeds the THRESH_ACT value, the device triggers an activity interrupt. Similarly, in ac-coupled operation for inactivity detection, a reference value is used for comparison and is updated whenever the device exceeds the inactivity threshold. After the reference value is selected, the device compares the magnitude of the difference between the reference value and the current acceleration with THRESH_INACT. If the difference is less than the value in THRESH_INACT for the time in TIME_INACT, the device is considered inactive and the inactivity interrupt is triggered.

Register 0x28—ACT_TAP_STATUS (Read Only)

D7	D6	D5	D4	D3	D2	D1	D0
0	ACT_X source	ACT_Y source	ACT_Z source	Alert	TAP_X source	TAP_Y source	TAP_Z source

ACT_X Source and TAP_X Source Bits

These bits indicate the first axis involved in a tap or activity event. A setting of 1 corresponds to involvement in the event, and a setting of 0 corresponds to no involvement. When new data is available, these bits are not cleared but are overwritten by the new data. The ACT_TAP_STATUS register should be read before clearing the interrupt. Disabling an axis from participation clears the corresponding source bit when the next activity or single tap/double tap event occurs.

Asleep Bit

A setting of 1 in the asleep bit indicates that the part is asleep, and a setting of 0 indicates that the part is not asleep. This bit toggles only if the device is configured for auto sleep. See the AUTO_SLEEP Bit section for more information on autosleep mode.

Register 0x29—BW_RATE (Read/Write)

D7	D6	D5	D4	D3	D2	D1	D0
0	0	0	LOW_POWER				Rate

LOW_POWER Bit

A setting of 0 in the LOW_POWER bit selects normal operation, and a setting of 1 selects reduced power operation, which has somewhat higher noise (see the Power Modes section for details).

Rate Bits

These bits select the device bandwidth and output data rate (see Table 7 and Table 8 for details). The default value is 0x0A, which translates to a 100 Hz output data rate. An output data rate should be selected that is appropriate for the communication protocol and frequency selected. Selecting too high of an output data rate with a low communication speed results in samples being discarded.

Register 0x2D—POWER_CTL (Read/Write)

D7	D6	D5	D4	D3	D2	D1	D0
0	0	Link	AUTO_SLEEP	Measure	Sleep	Wakeup	

Link Bit

A setting of 1 in the link bit delays the start of the activity function until inactivity is detected. After activity is detected, inactivity detection begins, preventing the detection of activity. This bit serially links the activity and inactivity functions. When this bit is set to 0, the inactivity and activity functions are concurrent. Additional information can be found in the Link Mode section.

When clearing the link bit, it is recommended that the part be placed into standby mode and then set back to measurement mode with a subsequent write. This is done to ensure that the device is properly biased if sleep mode is manually disabled; otherwise, the first few samples of data after the link bit is cleared may have additional noise, especially if the device was asleep when the bit was cleared.

Wakeup Bits

These bits control the frequency of readings in sleep mode as described in Table 20.

If the link bit is not set, the AUTO_SLEEP feature is disabled and setting the AUTO_SLEEP bit does not have an impact on device operation. Refer to the Link Bit section or the Link Mode section for more information on utilization of the link feature.

When clearing the AUTO_SLEEP bit, it is recommended that the part be placed into standby mode and then set back to measurement mode with a subsequent write. This is done to ensure that the device is properly biased if sleep mode is manually disabled; otherwise, the first few samples of data after the AUTO_SLEEP bit is cleared may have additional noise, especially if the device was asleep when the bit was cleared.

Measure Bit

A setting of 0 in the measure bit places the part into standby mode, and a setting of 1 places the part into measurement mode. The ADXL345 powers up in standby mode with minimum power consumption.

Sleep Bit

A setting of 0 in the sleep bit puts the part into the normal mode of operation, and a setting of 1 places the part into sleep mode. Sleep mode suppresses DATA_READY, stops transmission of data to FIFO, and switches the sampling rate to one specified by the wakeup bits. In sleep mode, only the activity function can be used. When the DATA_READY interrupt is suppressed, the output data registers (Registers 0x32 to Register 0x37) are still updated at the sampling rate set by the wakeup bits (D1:D0).

When clearing the sleep bit, it is recommended that the part be placed into standby mode and then set back to measurement mode with a subsequent write. This is done to ensure that the device is properly biased if sleep mode is manually disabled; otherwise, the first few samples of data after the sleep bit is cleared may have additional noise, especially if the device was asleep when the bit was cleared.

Wakeups

These bits control the frequency of readings in sleep mode as described in Table 20.

Table 20. Frequency of Readings in Sleep Mode

Setting	D1	D0	Frequency (Hz)
0	0	0	8
0	1	4	
1	0	2	
1	1	1	

Register 0x2E—INT_ENABLE (Read/Write)

D7	D6	D5	D4
DATA_READY	SINGLE_TAP	DOUBLE_TAP	Activity
D3	D2	D1	D0
inactivity	FREE_FALL	Watermark	Overrun

Setting bits in this register to a value of 1 enables their respective functions to generate interrupts, whereas a value of 0 prevents the functions from generating interrupts. The DATA_READY, watermark, and overrun bits enable only the interrupt output; the functions are always enabled. It is recommended that interrupts be configured before enabling their outputs.

Register 0x2F—INT_MAP (Read/Write)

D7	D6	D5	D4
DATA_READY	SINGLE_TAP	DOUBLE_TAP	Activity
D3	D2	D1	D0
inactivity	FREE_FALL	Watermark	Overrun

Any bits set to 0 in this register send their respective interrupts to the INT1 pin, whereas bits set to 1 send their respective interrupts to the INT2 pin. All selected interrupts for a given pin are ORed.

Register 0x30—INT_SOURCE (Read Only)

D7	D6	D5	D4
DATA_READY	SINGLE_TAP	DOUBLE_TAP	Activity
D3	D2	D1	D0
inactivity	FREE_FALL	Watermark	Overrun

Bits set to 1 in this register indicate that the respective functions have triggered an event, whereas a value of 0 indicates that the corresponding event has not occurred. The DATA_READY, watermark, and overrun bits are always set if the corresponding events occur, regardless of the INT_ENABLE register settings, and are cleared by reading data from the DATAx, DATAx, and DATAZ registers. The DATA_READY and watermark bits may require multiple reads, as indicated in the FIFO mode descriptions in the FIFO section. Other bits, and the corresponding interrupts, are cleared by reading the INT_SOURCE register.

Register 0x31—DATA_FORMAT (Read/Write)

D7	D6	D5	D4	D3	D2	D1	D0
SELF_TEST	INT_PWDN	INT_PDN	INT_FILT	FIFO_RES	Scal	Range	
0	0	0	0	0	0	0	

The DATA_FORMAT register controls the presentation of data to Register 0x32 through Register 0x37. All data, except that for the ±16 g range, must be clipped to avoid rollover.


SELF_TEST Bit

A setting of 1 in the SELF_TEST bit applies a self-test force to the sensor, causing a shift in the output data. A value of 0 disables the self-test force.

SP1 Bit

A value of 1 in the SP1 bit sets the device to 3-wire SPI mode, and a value of 0 sets the device to 4-wire SPI mode.


Analog Devices ADV7180 Video Decoder



Address	Dec	Hex	Register Name	R/W	7	6	5	4	3	2	1	0	Reset Value	[Hex]			
0	00	00	Input Control	R/W	VID_SEL[0]	VID_SEL[1]	VID_SEL[2]	VID_SEL[3]	VID_SEL[4]	VID_SEL[5]	VID_SEL[6]	VID_SEL[7]	00000000	00			
1	01	01	Video Selection	R/W	ENHSPLL	BETACAM	ENNSVPROC	SQPE	ENSEL[0]	ENSEL[1]	ENSEL[2]	ENSEL[3]	11001000	08			
3	03	03	Output Control	R/W	VBI_EN	TOD	OF_SEL[0]	OF_SEL[1]	OF_SEL[2]	OF_SEL[3]	OF_SEL[4]	OF_SEL[5]	SD_DUP_AV	00000000	00		
4	04	04	Extended Output Control	R/W	BT656-4		TRIM_DE	BL_C_VBI	EN_SFL_PPN		Range		01001001	45			
5	05	05	Reserved	R/W													
6	06	06	Reserved	R/W													
7	07	07	Autodetect Enable	R/W	AD_SECS25_BN	AD_SECAM_BN	AD_N443_EN	AD_P60_EN	AD_PA1N_EN	AD_NTSC_BN	AD_PAL_EN	AD_NTSC_BN	01111111	7F			
8	08	08	Contrast	R/W	CON[7]	CON[6]	CON[5]	CON[4]	CON[3]	CON[2]	CON[1]	CON[0]	10000000	00			
9	09	09	Reserved	R/W													
10	0A	0A	Brightness	R/W	BR[7]	BR[6]	BR[5]	BR[4]	BR[3]	BR[2]	BR[1]	BR[0]	00000000	00			
11	0B	0B	Blue	R/W	HUE[7]	HUE[6]	HUE[5]	HUE[4]	HUE[3]	HUE[2]	HUE[1]	HUE[0]	00000000	00			
12	0C	0C	Default Value Y	R/W	DEF_-Y[4]	DEF_-Y[3]	DEF_-Y[2]	DEF_-Y[1]	DEF_-Y[0]	DEF_Y[4]	DEF_Y[3]	DEF_Y[2]	DEF_Y[1]	DEF_Y[0]	00001010	3E	
13	0D	0D	Default Value C	R/W	DEF_C[7]	DEF_C[6]	DEF_C[5]	DEF_C[4]	DEF_C[3]	DEF_C[2]	DEF_C[1]	DEF_C[0]	00000000	00			
14	0E	0E	ADC Control 1	R/W	SUB_USR_EN									00000000	00		
15	0F	0F	Power Management	R/W	RESET												
16	10	10	Status 1	R	COL_KILL	AD_RESULT[2]	AD_RESULT[1]	AD_RESULT[0]	FOLLOW_PW	FSC_LOCK	LOSS_LOCK	IN_LOCK					
17	11	11	IDENT[7]	R	IDENT[6]	IDENT[5]	IDENT[4]	IDENT[3]	IDENT[2]	IDENT[1]	IDENT[0]		00001100	1C			
18	12	12	Status 2	R	PSC_NSTD	L1_NSTD	MV_AUGDET	MV_P5DET	MVCS_T3	MVCS_DET							
19	13	13	R	PAL_SW_LOCK	INTERLACED	STL_FLDLEN	FREE_RUN_ACT	Reserved	SO_OP_50Hz	GE0D	INST_HUOCK						
20	14	14	Analog Clamp Control	R/W									00001010	12			
21	15	15	Analog Clamp Control 1	R/W		DCT[1]	DCT[0]						00000000	00			
22	16	16	Reserved	R/W													
23	17	17	Shaping Filter Control 1	R/W	CSFML[2]	CSFML[1]	CSFML[0]	YSFML[4]	YSFML[3]	YSFML[2]	YSFML[1]	YSFML[0]	00000001	01			
24	18	18	Shaping Filter Control 2	R/W	WYSYMOVR				WYSYML[4]	WYSYML[3]	WYSYML[2]	WYSYML[1]	WYSYML[0]	00000000	00		
25	19	19	Filter Control	R/W					PGFSEL[1]	PGFSEL[0]	PGFSEL[1]	PGFSEL[0]	11100000	00			
29	1D	1D	ADC Control 2	R/W	TRI_LLC	ENGEXTAL											
37	27	27	Pixel Delay Control	R/W	SWPC	AUTO_PDC_EN	CTA[2]	CTA[1]	CTA[0]				LTA[1]	LTA[0]	00101100	5E	
43	28	28	Mix Gain Control	R/W		KRE							PW_LPD		11100001	E1	
44	29	29	ADC Mode Control	R/W		LAGC[2]	LAGC[1]	LAGC[0]					CAIG[1]	CAIG[0]	00001110	AE	
45	30	30	Chroma Gain Control 1	R/W	W	CAIG[1]	CAIG[0]						CMG[11]	CMG[10]	00000000	00	
45	32	32	Chroma Gain 1	R					CG[11]	CG[10]	CG[9]	CG[8]	CG[7]	CG[6]	-	-	
46	32	32	Chroma Gain Control 2	R/W	W	CMG[7]	CMG[6]	CMG[5]	CMG[4]	CMG[3]	CMG[2]	CMG[1]	CMG[0]	00000000	00		
46	32	32	Chroma Gain 2	R		CG[7]	CG[6]	CG[5]	CG[4]	CG[3]	CG[2]	CG[1]	CG[0]	-	-		
47	32	32	Luma Gain Control 1	R/W	W	LAGT[1]	LAGT[0]			LMG[11]	LMG[10]	LMG[9]	LMG[8]	LMG[7]	LMG[6]	11110000	00
47	32	32	Luma Gain 1	R					LG[11]	LG[10]	LG[9]	LG[8]	LG[7]	LG[6]	-	-	
48	30	30	Luma Gain Control 2	R/W	W	LMGT[7]	LMGT[6]	LMGT[5]	LMGT[4]	LMGT[3]	LMGT[2]	LMGT[1]	LMGT[0]	00000000	00		
48	30	30	Luma Gain 2	R		LG[5]	LG[4]	LG[3]	LG[2]	LG[1]	LG[0]	-	-	-	-		
49	31	31	VS/FS Field Control 1	R/W					NEWAVIMODE	HVSFTIM					00001010	12	
50	32	32	VS/FS Field Control 2	R/W	VSBH0	VSBHE								00000001	41		
51	33	33	VS/FS Field Control 3	R/W	VSEHD0	VSEHE								10000000	84		
52	34	34	PDS Position Control 1	R/W		HSE[8]	HSE[7]	HSE[6]	HSE[5]	HSE[4]	HSE[3]	HSE[2]	HSE[1]	HSE[0]	00000000	00	
53	35	35	PDS Position Control 2	R/W	HSE[7]	HSE[6]	HSE[5]	HSE[4]	HSE[3]	HSE[2]	HSE[1]	HSE[0]	HSE[1]	HSE[0]	00000010	02	
54	36	36	PDS Position Control 3	R/W	HSE[7]	HSE[6]	HSE[5]	HSE[4]	HSE[3]	HSE[2]	HSE[1]	HSE[0]	HSE[1]	HSE[0]	00000000	00	
55	37	37	Polarity	R/W	PHS								PLCK		00000000	01	
56	38	38	NTSC_Comb Control	R/W	CTAPSNE[1]	CTAPSNE[0]	CCMNE[2]	CCMNE[1]	CCMNE[0]	YCMNE[2]	YCMNE[1]	YCMNE[0]	00000000	00			
57	39	39	PAL_Comb Control	R/W	CTAPSPI[1]	CTAPSPI[0]	CCMP[2]	CCMP[1]	CCMP[0]	YCPMP[2]	YCPMP[1]	YCPMP[0]	00000000	00			
58	3A	3A	ADC Control	R/W					PINWDINH_MUX_D	PINWDINH_MUX_I	PINWDINH_MUX_J	PINWDINH_MUX_K	PIN_PDN_override		00001000	10	
61	3D	3D	Manual Window Control	R/W		OBLLTHRE[2]	OBLLTHRE[1]	OBLLTHRE[0]							01101010	B2	
65	41	41	Resample Control	R/W		SFL_INV								00000001	01		
72	46	46	Gemstar Control 1	R/W	GDECEL[15]	GDECEL[14]	GDECEL[13]	GDECEL[12]	GDECEL[11]	GDECEL[10]	GDECEL[9]	GDECEL[8]					
73	49	49	Gemstar Control 2	R/W	GDECEL[7]	GDECEL[6]	GDECEL[5]	GDECEL[4]	GDECEL[3]	GDECEL[2]	GDECEL[1]	GDECEL[0]					
74	4A	4A	Gemstar Control 3	R/W	GDECOL[15]	GDECOL[14]	GDECOL[13]	GDECOL[12]	GDECOL[11]	GDECOL[10]	GDECOL[9]	GDECOL[8]					
75	4B	4B	Gemstar Control 4	R/W	GDECOL[7]	GDECOL[6]	GDECOL[5]	GDECOL[4]	GDECOL[3]	GDECOL[2]	GDECOL[1]	GDECOL[0]					
76	4C	4C	Gemstar Control 5	R/W					GDE_SEL_OLD_ADF	GDE_ADF	GDE_ADF	GDE_ADF		x0000000	00		
77	4D	4D	CTR_DNR_Control 1	R/W		DNR[7]	DNR[6]	DNR[5]	DNR[4]	DNR[3]	DNR[2]	DNR[1]	DNR[0]	11101111	EF		
78	4E	4E	CTR_DNR_Control 2	R/W	CTR_C_TH[7]	CTR_C_TH[6]	CTR_C_TH[5]	CTR_C_TH[4]	CTR_C_TH[3]	CTR_C_TH[2]	CTR_C_TH[1]	CTR_C_TH[0]	00001000	00			
80	50	50	CTR_DNR_Control 4	R/W	DNR_TH[7]	DNR_TH[6]	DNR_TH[5]	DNR_TH[4]	DNR_TH[3]	DNR_TH[2]	DNR_TH[1]	DNR_TH[0]	00001000	00			
81	51	51	Lock Count	R/W		FSCLC	SRLS	COL[2]	COL[1]	COL[0]				COL[2]	COL[1]	00001000	24
88	58	58	VS/FEILD Pin Control	R/W									ADC sampling control	VS/FEILD	00000000	00	
89	59	59	General Purpose Outputs	R/W					GPO_Enable	GPO[3]	GPO[2]	GPO[1]	GPO[0]	00000000	00		
145	98	98	Free-Run Line Length 1	R/W	LLC_PAD_SEL[2]	LLC_PAD_SEL[1]	LLC_PAD_SEL[0]							00000000	00		
155	99	99	CCAP 1	R	CCAP1[7]	CCAP1[6]	CCAP1[5]	CCAP1[4]	CCAP1[3]	CCAP1[2]	CCAP1[1]	CCAP1[0]	-	-	-	-	
156	9A	9A	CCAP 2	R	CCAP2[7]	CCAP2[6]	CCAP2[5]	CCAP2[4]	CCAP2[3]	CCAP2[2]	CCAP2[1]	CCAP2[0]	-	-	-	-	


Address	Dec	Hex	Register Name	R/W	7	6	5	4	3	2	1	0	Reset Value	[Hex]			
155	98	98	Letterbox 1	R	LB_LCT[7]	LB_LCT[6]	LB_LCT[5]	LB_LCT[4]	LB_LCT[3]	LB_LCT[2]	LB_LCT[1]	LB_LCT[0]	-	-			
156	9C	9C	Letterbox 2	R	LB_LCM[7]	LB_LCM[6]	LB_LCM[5]	LB_LCM[4]	LB_LCM[3]	LB_LCM[2]	LB_LCM[1]	LB_LCM[0]	-	-			
157	9D	9D	Letterbox 3	R	LB_LCB[7]	LB_LCB[6]	LB_LCB[5]	LB_LCB[4]	LB_LCB[3]	LB_LCB[2]	LB_LCB[1]	LB_LCB[0]	-	-			
178	B2	B2	ENable	R									EN_C_ENABLE	-			
195	C3	C3	ADC Switch 1	R/W	Reserved	MUX[1]	MUX[0]						MUX[0]	00000000	00		
196	C4	C4	ADC Switch 2	R/W	MAN_MUX_EN								MUX[1]	00000000	00		
220	DC	DC	Letterbox Control 1	R/W									LB_TH[4]	LB_TH[3]	-		
221	DC	DC	Letterbox Control 2	R/W	LB_SL[4]	LB_SL[3]	LB_SL[2]	LB_SL[1]	LB_SL[0]				LB_TH[4]	LB_TH[3]	-		
222	DC	DC	NTSC Noise Readback 1	R									ST_NOISE_VLD	ST_NOISE[16]	-		
223	DF	DF	NTSC Noise Readback 2	R/W	ST_NOISE[15]	ST_NOISE[14]	ST_NOISE[13]	ST_NOISE[12]	ST_NOISE[11]	ST_NOISE[10]	ST_NOISE[9]	ST_NOISE[8]	ST_NOISE[7]	ST_NOISE[6]	-		
224	DF	DF	Reserved	R/W									ST_NOISE[5]	ST_NOISE[4]	-		
225	E1	E1	SD_Offset_Cb0	R/W	SD_OFFSET_CB[7]	SD_OFFSET_CB[6]	SD_OFFSET_CB[5]	SD_OFFSET_CB[4]	SD_OFFSET_CB[3]	SD_OFFSET_CB[2]	SD_OFFSET_CB[1]	SD_OFFSET_CB[0]	SD_OFFSET_CB[15]	SD_OFFSET_CB[14]	SD_OFFSET_CB[13]	-	
226	E2	E2	SD_Offset_Cb1	R/W	SD_OFFSET_CB[7]	SD_OFFSET_CB[6]	SD_OFFSET_CB[5]	SD_OFFSET_CB[4]	SD_OFFSET_CB[3]	SD_OFFSET_CB[2]	SD_OFFSET_CB[1]	SD_OFFSET_CB[0]	SD_OFFSET_CB[15]	SD_OFFSET_CB[14]	SD_OFFSET_CB[13]	-	
227	E3	E3	SD_Saturation_Cb	R/W	SD_SAT_CB[7]	SD_SAT_CB[6]	SD_SAT_CB[5]	SD_SAT_CB[4]	SD_SAT_CB[3]	SD_SAT_CB[2]	SD_SAT_CB[1]	SD_SAT_CB[0]	SD_SAT_CB[15]	SD_SAT_CB[14]	SD_SAT_CB[13]	-	
228	E4	E4	SD_Saturation_Cr	R/W	SD_SAT_CR[7]	SD_SAT_CR[6]	SD_SAT_CR[5]	SD_SAT_CR[4]	SD_SAT_CR[3]	SD_SAT_CR[2]	SD_SAT_CR[1]	SD_SAT_CR[0]	SD_SAT_CR[15]	SD_SAT_CR[14]	SD_SAT_CR[13]	-	
229	E5	E5	NTSC_V_Bit Begin	R/W	NVBEGDELO	NVBEGDGN	NVBEGDGM	NVBEGDGI	NVBEGDGL	NVBEGDHL	NVBEGDIL	NVBEGDIL	NVBEGDIL	NVBEGDIL	NVBEGDIL	NVBEGDIL	00000000
230	E6	E6	NTSC_V_Bit End	R/W	NVBENDDELO	NVBENDDGN	NVBENDDGM	NVBENDDGI	NVBENDDGL	NVBENDDHL	NVBENDDIL	NVBENDDIL	NVBENDDIL	NVBENDDIL	NVBENDDIL	NVBENDDIL	NVBENDDIL
231	E7	E7	NTSC_F_Bit Toggle	R/W	NFTOGDELO	NFTOGDGN	NFTOGDGM	NFTOGDGI	NFTOGDGL	NFTOGDHL	NFTOGDIL	NFTOGDIL	NFTOGDIL	NFTOGDIL	NFTOGDIL	NFTOGDIL	00000000
235	EB	EB	Mbslank Control 1	R/W	NVBBLCM[1]	NVBBLCM[0]	NVBBLCM[1]	NVBBLCM[0]	NVBBLCM[1]	NVBBLCM[0]	NVBBLCM[1]	NVBBLCM[0]	NVBBLCM[1]	NVBBLCM[0]	NVBBLCM[1]	NVBBLCM[0]	00100101
236	EC	EC	Mbslank Control 2	R/W	NVBBLCCM[1]	NVBBLCCM[0]	NVBBLCCM[1]	NVBBLCCM[0]	NVBBLCCM[1]	NVBBLCCM[0]	NVBBLCCM[1]	NVBBLCCM[0]	NVBBLCCM[1]	NVBBLCCM[0]	NVBBLCCM[1]	NVBBLCCM[0]	00100101
243	F3	F3	AFE_CONTROL 1	R/W									AA_FILTER[1]	AA_FILTER[0]	AA_FILTER[15]	-	
244	F4	F4	Drive Strength	R/W									DR_STRENGTH[1]	DR_STRENGTH[0]	DR_STRENGTH[15]	-	
248	F8	F8	If Comp Control	R/W									IFILTERSL[2]	IFILTERSL[1]	IFILTERSL[0]	-	
249	F9	F9	V5 Mode Control	R/W									V5_COAST_MODE[1]	V5_COAST_MODE[0]	V5_MAX_FREQ	-	
251	FB	FB	Peaking Control	R/W									PEAKING_GAIN[7]	PEAKING_GAIN[6]	PEAKING_GAIN[5]	-	
252	FC	FC	Coring Threshold	R/W	DNR_TH[7]	DNR_TH[6]	DNR_TH[5]	DNR_TH[4]	DNR_TH[3]	DNR_TH[2]	DNR_TH[1]	DNR_TH[0]	DNR_TH[15]	DNR_TH[14]	DNR_TH[13]	-	

Fixed-function: The 7400 series



7400


Quad NAND Gate



74374

Octal D Flip-Flop

The 74181 4-bit ALU



The 74181 4-bit ALU

