Fundamentals of Computer Systems Transistors, Gates, and ICs

Stephen A. Edwards

Columbia University

Summer 2017

Semiconductor

sem·i·con·duc·tor

noun

- 1. A substance, such as silicon or germanium, with electrical conductivity intermediate between that of an insulator and a conductor
- 2. A semiconductor device



Sand into Silicon



Silica a.k.a. SiO_2 a.k.a. Quartz $SiO_2 + 2 C \rightarrow Si + 2 CO$



Elemental, amorphous silicon



Monocrystalline Silicon Ingot

Doping Silicon Makes It a Better Conductor







Undoped (pure) silicon crystal

p-type (doped) silicon:

n-type (doped) silicon:

Not a good conductor

boron atom steals a nearby electron e

arsenic's extra electron jumps loose

A PN Junction aka A Diode



A PN Junction aka A Diode



A PN Junction aka A Diode



An N-Channel MOS Transistor



An N-Channel MOS Transistor



The CMOS Inverter



An inverter is built from two MOSFETs: An n-FET connected to ground A p-FET connected to the power supply

The CMOS Inverter



When the input is near the power supply voltage ("1"),

the p-FET is turned off;

the n-FET is turned on, connecting the output to ground ("0").

n-FETs are only good at passing 0's

The CMOS Inverter



When the input is near ground ("0"), the p-FET is turned on, connecting the output to the power supply ("1"); the n-FET is turned off. p-FETs are only good at passing 1's



Two-input NAND gate: two n-FETs in series; two p-FETs in parallel



Both inputs 0: Both p-FETs turned on Output pulled high



One input 1, the other 0: One p-FET turned on Output pulled high One n-FET turned on, but does not control output



Both inputs 1: Both n-FETs turned on Output pulled low Both p-FETs turned off

The CMOS NOR Gate



Two-input NOR gate: two n-FETs in parallel;

two p-FETs in series.

Not as fast as the NAND gate because n-FETs are faster than p-FETs

A CMOS AND-OR-INVERT Gate



Static CMOS Gate Structure



Pull-up and Pull-down networks must be complementary; exactly one should be connected for each input combination.

Series connection in one should be parallel in the other

CMOS Inverter Layout



Υ

Full Adder Layouts



From http://book.huihoo.com/design-of-vlsi-systems

Intel 4004: The First Single-Chip Microprocessor



A microprogrammable computer on a chip!

The distribution is a support of the complete with a table provide while address table with the provide provide the end of table data states that are only the provide table complete problem. The first applies the distribution complete problem. The distribution problem applies complete problem. The distribution of the distribution of the distribution complete problem. The distribution of the distribution of the distribution complete problem. The distribution of the distribution of the distribution complete problem. The distribution of the distribution of the distribution of the distribution of the distribution complete problem. The distribution of t

With a solution provide complete computing and control functions for two spectrum, one services, solitory matching, assessing agriculture, contents control optimize any process content agriculture.

No. South of any WEI in Applies to a Yape MME (Pro, and in South and a second of the applications. Notifing one is done Tape ABII (NOM: To compare assign and also satisfy plane and a Solt functioning which approximate applications of the south of a solt for Markins and write second and the south of a solt for ABII Markins and write second and the

String on involve their fact to be the bady of the control of the second sec

Will a sublem intrine such all articles for burnt, its sector burger for prime, makes 4.0 sectories and other papele sectorest.

The WEAK of banks is non-raises at inter 1 family the bankscoreton and an empiricipal sequences and the sequences and any in the table, software pairs and the sequences and any in the table, software pairs and the sequences and any internet sequences (and the 10 MeV) or the table sequences and the sequence (and the 10 MeV) and the sequences of the sequences (and the 10 MeV) for any apple 10. A reasons for the flags the 10 MeV for any apple 10. A reasons for the flags the 10 MeV for any apple 10. A reasons for the flags the 10 MeV field in a sequence (and the sequences are sequences), the flags that any instance of the flags the sequence flags that any instance of the flags that the sequence flags that the sequence of the flags that the sequence flags that the sequence of the flags that the sequence flags that the sequence of the flags that the sequence flags that the sequence of the flags that the sequence flags that the sequence of the flags that the sequence flags that the sequence of the flags that the sequence flags that the sequence of the flags that the sequence flags that the sequence of the flags that the sequence flags that the sequence of the flags that the sequence flags the sequence the sequence of the flags that the sequence flags that the sequence the flags the sequence flags that the sequence the sequence of the flags that the sequence flags the sequence the sequence of the flags that the sequence flags that the sequence the sequence of the flags that the sequence flags that the sequence of the flags that the sequence flags the sequence of the sequence of the flags that the sequence flags the sequence of the sequence of the flags the sequence flags the sequence of the sequence of the flags the sequence flags the sequence of the sequence of the flags the sequence flags the sequence of the sequence of the flags the sequence flags the sequence of the sequence of the flags the sequence of the flags the sequence flags the sequence of the sequence of the sequence of th

nt_el d_elivers.

4001: 256-byte ROM + 4-bit IO port 4002: 40-byte RAM 4003: 10-bit shift register 4004: 740 kHz 4-bit CPU w/ 45 instructions (2300 transistors)

Intel 4004 Masks



Intel 4004 Die Photograph

