

6502

Akira Baruah
Chaiwen Chou
Phil Schiffrin
Sean Liu

OUR GOALS

- Initially set out to emulate the NES
- Implement the 6502 in SystemVerilog
- Synthesize the processor onto the FPGA
- Create software to interface with the processor
- Load programs into memory and read output of the processor in a user program

HIGH LEVEL DESIGN

CPU - Contains control signals, registers, and wires


ALU - Computes all arithmetic operations for CPU

Memory - Basic read/write functionality

ORIGINAL BLOCK DIAGRAM

Main changes:

- Single clock
- Control logic: Mealy finite state machine



ARCHITECTURE



Control signals

Combinational/sequential blocks


ADDRESSING MODES

A Accumulator	OPC A	<i>operand is AC</i>
abs absolute	OPC \$HLL	<i>operand is address \$HLL</i>
abs,X absolute, X-indexed	OPC \$HLL,X	<i>operand is address incremented by X with carry</i>
abs,Y absolute, Y-indexed	OPC \$HLL,Y	<i>operand is address incremented by Y with carry</i>
# immediate	OPC #\$BB	<i>operand is byte (BB)</i>
impl implied	OPC	<i>operand implied</i>
ind indirect	OPC (\$HLL)	<i>operand is effective address; effective address is value of address</i>
X,ind X-indexed, indirect	OPC (\$BB,X)	<i>operand is effective zeropage address; effective address is byte (BB) incremented by X without carry</i>
ind,Y indirect, Y-indexed	OPC (\$LL),Y	<i>operand is effective address incremented by Y with carry; effective address is word at zeropage address</i>
rel relative	OPC \$BB	<i>branch target is PC + offset (BB), bit 7 signifies negative offset</i>
zpg zeropage	OPC \$LL	<i>operand is of address; address hibyte = zero (\$00xx)</i>
zpg,X zeropage, X-indexed	OPC \$LL,X	<i>operand is address incremented by X; address hibyte = zero (\$00xx); no page transition</i>
zpg,Y zeropage, Y-indexed	OPC \$LL,Y	<i>operand is address incremented by Y; address hibyte = zero (\$00xx); no page transition</i>

Absolute Addressing (4 cycles)

<u>Tn</u>	<u>Address Bus</u>	<u>Data Bus</u>	<u>R/W</u>	<u>Comments</u>
T0	PC	OP CODE	1	Fetch OP CODE
T1	PC + 1	ADL	1	Fetch low order byte of Effective Address
T2	PC + 2	ADH	1	Fetch high order byte of Effective Address
T3	ADH, ADL	Data	0	Write internal register to memory
T0	PC + 3	OP CODE	1	Next Instruction

TOP-LEVEL MODULE



QUARTUS, QSYS, AND THE SOFTWARE INTERFACE


- Attempted kernel module for interfacing with hardware
- Hacky solution that worked for us: mmap to “/dev/mem”
- Created user-space program that writes into NES memory the contents of a binary file containing instructions for the processor
- 16 bits - top 8 bits for our own “opcodes”, bottom 8 for data

WORK FLOW

Feb 21, 2016 – May 12, 2016

Contributions: **Commits** ▾


Contributions to master, excluding merge commits



Feb 21, 2016 – May 12, 2016

Contributions: **Deletions** ▾


Contributions to master, excluding merge commits



Feb 21, 2016 – May 12, 2016

Contributions: **Additions** ▾

Contributions to master, excluding merge commits



LESSONS LEARNED

- Time management and planning is key
- Look for help early
- FPGA Board is very delicate
- Testing takes more time than you expect