# Kill Switch: Hardware-Based Line-Rate Filtering and Capture of 10Gb/s Ethernet Network

Qiushi Ding qd2119, Bokai Chen bc2526, Yuyang Wang yw2507, LihengWang lw2496, Jingshu Fang jf2781

Final Report of [CSEE 4840] Embedded System Design

# CATALOG

I.	Introduction	2
II.	System structure	3
III.	Module	4
IV.	Implementation and simulation	8
V.	Contribution	20
VI.	Source Code	21

## I. Introduction

Our project idea is to build a hardware (FPGA) based high speed filtering system. It selectively passes traffic from one port of the Solarflare AoE card to the second one, filtering specific packets depending on their "session". For traffic that belongs to a particular 'session', it will be capture and written to disk. It is a high speed hardware-based firewall and packet capture device.

A. Motivation

Nowadays financial activity like stock exchange is mainly fulfilled by computer and internet. If we have a fast enough device that has a processing period of 50ns thus making it transparent to the servers and users, can both filtering and capturing the dealing packets, we may conduct early dealing predictions based on the packets we captured. The device is also a firewall to protect the servers from massive packets attack.

B. Platform

We use solarflare AoE card, which contains a dual port 10Gb/s PCI-Express NIC with onboard Stratix V FPGA.

Solarflare's ApplicationOnload<sup>TM</sup> Engine (AOE) is an open platform that combines a high performance, ultra-low latency server adapter with a tightly-coupled bump-in-thewire programmable FPGA. The integrated FPGA subsystem provides the capability to run latency-sensitive and high-throughput mission-critical applications directly in the network adapter, accelerating host application performance while reducing overall latency and footprint.

In our project we use Avalon-ST to communicate in the FPGA system.




Figure 1 Typical Avalon-ST interface signals

#### C. Tools

We use Qsys and fdk in our project.

The Qsys system integration tool saves significant time and effort in the FPGA design process by automatically generating interconnect logic to connect intellectual property (IP) functions and subsystems. Qsys is the next-generation SOPC Builder tool powered by a new FPGA-optimized network-on-a-chip (NoC) technology delivering higher performance, improved design reuse, and faster verification compared to SOPC Builder. The Solarflare® AOE Firmware Development Kit (FDK) enables customers and developers to create and deploy customized applications for the AOE, which moves application processing to folarflare's ultra-low latency platform thereby accelerating realtime network data. Solarflare's comprehensive FDK accelerates and simplifies deployment for a variety of industries, including financial services, with a rich development environment and complete toolkit.

The AOE Firmware Development Kit includes a complete toolkit specifically designed to simplify integration of existing logic directly into the data path. The FDK provides a complete development environment with both inline streaming data path interfaces, and host-based configuration and management interfaces. Additionally, the FDK integrates seamlessly with Altera's Quartus® II design suite to enable the entire development flow for the AOE FPGA allowing final download to the development platform via either Altera or Solarflare download mechanisms.


## **II.** System structure







Our design has two domains; one is 32 bit 312.5MHz while the other is 64 bit 200MHz. We put our design in the 200MHz domain and surrounded by convertes.



The converter contains a bit conversion unit and a dual clock fifo to provide clock domain conversion.

# III. Module

#### A. Killswitch

Our module has one instream and two outstream. Based on the statistic data, the module determines which way one packet goes - pass or block.






Figure 5 top\_simple


The streams are using Avalon streaming interface, which has ready, valid, data, error, startofpacket, endofpacket and empty.








We put the packet data, command data and decisions into 3 fifos. Data are from the instream while decisions are generated by the statistic module based on the session tag (source IP, destination IP, port, packet type etc.).




#### Figure 8 top\_detail

#### B. FIFOs

The Avalon® Streaming (Avalon-ST) Single Clock and Avalon-ST Dual Clock FIFO cores are FIFO buffers which operate with a single clock and separate clocks for input and output ports, respectively. You can configure the cores to include Avalon Memory-Mapped (Avalon-MM) status interfaces to report the FIFO fill level. The Avalon-ST Single Clock and Avalon-ST Dual Clock FIFO cores are SOPC Builder-ready and integrates easily into any SOPC Builder-generated systems.



# Figure 9 Dual clock FIfo block diagram



# IV. Implementation and simulation

Meaning of signal

- 1. Ready signal: mark the cycles where transfers may take place.
- 2. Valid signal: The valid signal qualifies valid data on any cycle where data is being transferred from the source to the sink.

3. Data signal: carries the bulk of the information being transferred from the source to the sink.

4. Error signal: Errors are signaled with the error signal.

5. Start of packet: marks the active cycle containing the start of the packet. This signal is only interpreted when valid is asserted

6. End of packet: marks the active cycle containing the end of the packet. This signal is only interpreted when valid is asserted

7. Empty: indicates the number of symbols that are empty during the cycles that mark the end of a packet.

## A. Part 1:

The first part of simulation is done on the modelsim.

Experiment expectation: For sender is not in the blacklist, Data in data\_sink goes to the sfp terminal, otherwise go to nfc terminal.

### Scenario 1: Packet whose information is in the blacklist.





Figure 11





### Analyze:

At 300 ps, read\_sink turn to 1.At 400ps, valid\_sink turn to 1 and data start to flow in to the component. Thereby the startofpacket\_sink turns to 1. After certain time, end of packet turn to 1 indicate the transformation is complete. Since it is in the blacklist, decision\_q change to 1.All the signal concerns with sfp remain unchanged. valid\_nic, startofpacket\_nic and endofpacket\_nic follow the same pattern as those for sink. We can see the data in data\_sink and data in data\_nic is identical, indicates the transformation is correct.

👍 /killswitch/valid_sink	1	
💽 🍫 /killswitch/data_sink	FFFFFFFFFFFFBC52	
📣 /killswitch/error_sink	1	
🖕 /killswitch/valid_nic	1	
🗄 💠 /killswitch/data_nic	FFFFFFFFFFFBC52	

/killswitch/valic	Lsink	1										
🕞 🧇 /killswitch/data_	sink	4444	C0A80	10100	)A8	00000	00000	00		X		
💿 👍 /killswitch/error	`_sink	1										
🎄 /killswitch/ready_nic	1											
👍 /killswitch/valid_nic	1											
🗄 💠 /killswitch/data_nic	4444C0A80101C0A8	0000000	00000000	0								
🖕 /killswitch/error_nic	1											



We can also the time difference between pfifo\_q and data\_sink for the same value is 400ps, which is equal with the time difference between endofpacket\_sink and startofpacket\_nic.

Scenario 2: Packet whose information is not in the blacklist.





Figure 14






Analyze: Compare with scenario1, since it is not in the blacklist, the difference is decision\_q change to 0. All the signal concerns with nic remain unchanged. valid\_sfc, startofpacket\_sfc and endofpacket\_sfc follow the same pattern as those for sink. We can see the data in data\_sink and data in data\_sfc is identical, indicates the transformation is correct.


🚽 🍫 /killswitch/valid_	1								
🕞 🐟 /killswitch/data_s	FFFFFFFF	FFFFBC52	000000	0000					
🚽 📣 /killswitch/error_	sink	1							
👍 /killswitch/valid_sfp	1								
🕞 💠 /killswitch/data_sfp	FFFFFFFFFFFFFBC52	0000000000	00000						
👆 🚸 /killswitch/error_sfp	1								
<pre>/killswitch/valid_s.</pre>									
🕞 🧇 /killswitch/data_si		000FFFFFFF	F5555 0	<u>000000000</u>	)		X	Ĭ	BI
🚽 📣 /killswitch/error_s	ink 1								
	1								
🖕 /killswitch/valid_sfp	L								
🗄 💠 /killswitch/data_sfp	0000FFFFFFF5555	000000000000000000000000000000000000000	000						
🚸 /killswitch/error_sfp	1								

Figure 16

**Scenario 3: One packet is not in the blacklist followed by one packet is in the blacklist.** Analyze:









Since first packet is not in blacklist, decision\_q is 0. All the signal concerns with nic remain unchanged. valid\_sfc, startofpacket\_sfc and endofpacket\_sfc follow the same pattern as those for

sink. We can see the data in data\_sink and data in data\_sfc is identical, indicates the transformation is correct.

👍 /killswitch/valid_sink	1				
🗄 🧇 /killswitch/data_sink	FFFFFFF	FFFFFBC52	00		
👍 /killswitch/error_sink	1				
/killswitch/valid_sfp	1				
🕀 🐟 /killswitch/data_sfp	FFFFF	FFFFFFFBC52	000000000000000	0000	
🚽 🐟 /killswitch/error_sfp	1				
🎝 /killswitch/valid_sink	1				
🕀 🐟 /killswitch/data_sink	56783333	333333306 🚺	00		
🔹 🍫 /killswitch/error_sink	1				
🐟 /killswitch/valid_sfp	1				
🗄 🐟 /killswitch/data_sfp	5678333333333306	000000000000000000000000000000000000000			
🔥 /killswitch/error_sfp	1				

#### Figure 19

Then for the second packet, since it is in the blacklist, decision\_q change to 1. All the signal concerns with sfp remain unchanged. valid\_nic, startofpacket\_nic and endofpacket\_nic follow the same pattern as those for sink. We can see the data in data\_sink and data in data\_nic is identical, indicates the transformation is correct.

/killswitch/valid_sink  /killswitch/data_sink  /killswitch/error_sink	1 B7 1	1 B7A1B34208004500 1		000				BB)
<pre>/killswitch/valid_nic /killswitch/data_nic /killswitch/data_nic /killswitch/error_nic</pre>	1 B7A1B	34208004500	000000000	0000000				
		1 4444C0A80 1	101C0A8	000			3BBBB	
<ul> <li>/killswitch/valid_nic</li> <li>/killswitch/data_nic</li> <li>/killswitch/error_nic</li> </ul>	1 4444COA 1	80101C0A8	0000000000000	0000				

Figure 20

#### The statistic module:

Meaning of signal

1.session: input containing the session passed from the parser

2.Sel: output to indicate if the session is selected to be blocked, if sel is 1, dump the session, 0, let the session pass.

3.Lut: Look up table to check if the input session is the same with anyone stored in it.

4.Blacklist: Used to store the eligibility of being blocked for the session in the corresponding position in the look up table.

Scenario 1: Packet which is already in the blacklist and packet which is not in the blacklist but appears too many times, they both get blocked.




Figure 21




Figure 22


Now we start to feed the statistic module with a repeated session of "c0a80101c0a80000ffffffff" followed by "c0a80101c0a801fffffffff", the latter is already in the blacklist and former is not.

🗳 /killsvitch/V4/session	-No Data-	000000.	., (COAB	0 D	HBO)	DOABO	COABO	)COAS	0)D	(H80)	toaeo	. (COABO	(COAB	0 D	ABO)	DOA80	)COA80	)COA8	0 (CC	A80)	IOA80	[COA80]
🖕 /killsvitch/V4/sel	-No Data-																					
🔶 /killswitch/V4/blacklist	-No Data-	100																190				
🚸 /killswitch/V4/statistic_stat_data	-No Data-	0000	)0 1	0)	110	<u>) 120.</u>	., 22	023	3 0	330,,	340.	.  4 4	0)4 5	0)	550	560.	.,66	067	0	70	780.	880
	-No Data-	0			1		2			3		)4			5		6			1		8
	-No Data-	0	)1			2		3			)4		5			6		7			8	
	-No Data-	0																				
	-No Data-	0																				
	-No Data-	0																				
	-No Data-	0																				
	-No Data-	0																				
	-No Data-	0																				و السع
L-👌 (8)	-No Data-	0																				



From the graph above we can see that whenever the unblocked session is fed in, the sel signal is always 0, and whenever the blocked session is fed in, the sel goes to 1. The blacklist stays the same til the unblocked session appears more than a certain number of times in a certain time duration. When that happens, the previously unblocked session gets blocked which can be seen from the graph above, we can see the blacklist vector changes from "100 to 110" and the "sel" signal stays at 1 from that transition because both the input session are in the blacklist and should be blocked. So the above indicates the correctness of the simulation.

#### Scenario 2: Packet which is not in the blacklist and does not get blocked.




#### Figure 24

Similar to the pre-settings in the last scenario, repeated session of "c0a80101c0a80000ffffffff" followed by "c0a80101c0a801fffffffffffff" is fed to the statistic for several times. The difference is that the session which is not previously stored in the blacklist does not appear enough times to be blocked. We can see from the graph above that the blacklist vector stays "100" which means the un-blacklisted session is not blocked. So the simulation is correct.

#### B. Part2:

After make sure the function correctness on the modelsim, the next part of the simulation is done on the signaltype. We use the two computers, marvin and trillian in the cs lab. One computer is used to send the pcap( tcp packet we define) by tcpreplay. The other computer is used to receive tcp packet. We monitor the signaltype on the receiver computer.

Experiment expectation: For sender is not in the blacklist, Data in data\_sink goes to the sfp terminal, otherwise go to nfc terminal.



#### Scenario 1 : computer receive packets which are not in the blacklist

#### Figure 25

Since the packet is not in the blacklist, terminal sfp receive the data and nic doesn't. The data in data\_sink and data in data\_sfp is identical, which indicate the function works well.




Figure 26

### Scenario 2 : computer receive packets which are in the blacklist

ch:killswitch_t0r1 valid_sink	1				
h_t0r1 data_nic[063]	00000000000000000000h	00000000000000h			0000
h_t0r1 data_sfp[063]	00000000000000000000000000000000000000		00000000000000000000000000000000000000		
t0r1 data_sink[063]	1088117A6C4C6AABh		CO	0180000040080Ch	

Figure 27

Since the packet is in the blacklist, terminal nic receive the data and sfp doesn't. The data in data\_sink and data in data\_sfp is identical, which indicate the function works well.

			and be
ch:killswitch_t0r1 valid_sink	1		
h_t0r1 data_nic[063]	00000000000000000000000000000000000000	000000000000000000	
	00000000000000000000000000000000000000		
t0r1 data_sink[063]	4E71C5E07a0a0022h		
ch:killswitch_t0r1 valid_sink	0		
h_t0r1 data_nic[063]	4E71C5E078080022h	000000000000000000000000000000000000000	
h_t0r1 data_sfp[063]	000000000000000000000000000000000000000		
⊡t0r1 data_sink[063]	C0010000040000Ch		
ch:killswitch_t0r1 valid_sink	1		
⊡h_t0r1 data_nic[063]	0000000000000000000	000000000000000000000	
	00000000000000000000000000000000000000		
t0r1 data_sink[063]	F346F8E72857BDF6h		

ch:killswitch_t0r1 valid_sink	1		
⊡h_t0r1 data_nic[063]	00000000000000000000000000000000000000	00000000000000000000000000000000000000	
h_t0r1 data_sfp[063]	000000000000000000000000000000000000000		
⊡t0r1 data_sink[063]	F346F8E72857BDF6h		

Figure 28

#### *C.Part 3:*

The last part of the simulation is done on the wireshark. Like part2, one computer is used to send the pcapby tcpreplay. The other computer is used to receive tcp packet. We monitor the wireshark on the receiver computer.

Scenario settings and expected result: There are basically three kinds of packets. One is already in the blacklist and should be blocked all the time, this packet's destination ends with 255. The other two are not in the blacklist and one of them appears at a normal rate which means it will not be blocked, the other one appears frequently enough to be blocked, These two packets' destination ends with 111 and 222 respectively.

No.	Time .	Source	Destination	Protoc	tol Info
	1 0.000000	192.168.1.10	192.168.1.111	TCP	65535 > 65535 [SYN, RST, PSH, URG] Seq=0 Win=13358 Urg=14653 Len=15
	2 1.000009	192.168.1.10	192.168.1.111	TCP	[TCP Port numbers reused] 65535 > 65535 [SYN, RST, PSH, URG] Seq=0 Win=13358 Urg=14653 Len=15
	3 2.000006	192.168.1.10	192.168.1.111	TCP	[TCP Port numbers reused] 65535 > 65535 [SYN, RST, PSH, URG] Seq=0 Win=13358 Urg=14653 Len=15
	4 3.000005	192.168.1.10	192.168.1.111	TCP	[TCP Port numbers reused] 65535 > 65535 [SYN, RST, PSH, URG] Seq=0 Win=13358 Urg=14653 Len=15
	5 4.000012	192.168.1.10	192.168.1.111	TCP	[TCP Port numbers reused] 65535 > 65535 [SYN, RST, PSH, URG] Seq=0 Win=13358 Urg=14653 Len=15
	6 4.999977	192.168.1.10	192.168.1.111	TCP	[TCP Port numbers reused] 65535 > 65535 [SYN, RST, PSH, URG] Seq=0 Win=13358 Urg=14653 Len=15
	7 6.000018	192.168.1.10	192.168.1.111		[TCP Port numbers reused] 65535 > 65535 [SYN, RST, PSH, URG] Seq=0 Win=13358 Urg=14653 Len=15
	8 7.000015	192.168.1.10	192.168.1.111	TCP	[TCP Port numbers reused] 65535 > 65535 [SYN, RST, PSH, URG] Seq=0 Win=13358 Urg=14653 Len=15
	9 8.000017	192.168.1.10	192.168.1.111	TCP	[TCP Port numbers reused] 65535 > 65535 [SYN, RST, PSH, URG] Seq=0 Win=13358 Urg=14653 Len=15
1	0 9.000820	192.168.1.10	192.168.1.111	TCP	[TCP Port numbers reused] 65535 > 65535 [SYN, RST, PSH, URG] Seq=0 Win=13358 Urg=14653 Len=15
1	1 10.000024	192.168.1.10	192.168.1.111	TCP	[TCP Port numbers reused] 65535 > 65535 [SYN, RST, PSH, URG] Seq=0 Win=13358 Urg=14653 Len=15
1	2 10.003219	192.168.1.10	192.168.1.222	TCP	65535 > 65535 [SYN, RST, PSH, URG] Seq=0 Win=13358 Urg=14653 Len=15
1	3 10.003227	192.168.1.10	192.168.1.222	TCP	[TCP Port numbers reused] 65535 > 65535 [SYN, RST, PSH, URG] Seq=0 Win=13358 Urg=14653 Len=15
1	4 10.003229	192.168.1.10	192.168.1.222	TCP	[TCP Port numbers reused] 65535 > 65535 [SYN, RST, PSH, URG] Seq=0 Win=13358 Urg=14653 Len=15
	5 10.003231	192.168.1.10	192.168.1.222	TCP	[TCP Port numbers reused] 65535 > 65535 [SYN, RST, PSH, URG] Seq=0 Win=13358 Urg=14653 Len=15
	6 10.003233	192.168.1.10	192.168.1.222	TCP	[TCP Port numbers reused] 65535 > 65535 [SYN, RST, PSH, URG] Seq=0 Win=13358 Urg=14653 Len=15
	7 10.003235	192.168.1.10	192.168.1.222	TCP	[TCP Port numbers reused] 65535 > 65535 [SYN, RST, PSH, URG] Seq=0 Win=13358 Urg=14653 Len=15
	8 10.003237	192.168.1.10	192.168.1.222	TCP	[TCP Port numbers reused] 65535 > 65535 [SYN, RST, PSH, URG] Seq=0 Win=13358 Urg=14653 Len=15
	9 11.000025	192.168.1.10	192.168.1.111	TCP	[TCP Port numbers reused] 65535 > 65535 [SYN, RST, PSH, URG] Seq=0 Win=13358 Urg=14653 Len=15
2	0 12.000028	192.168.1.10	192.168.1.111	TCP	[TCP Port numbers reused] 65535 > 65535 [SYN, RST, PSH, URG] Seq=0 Win=13358 Urg=14653 Len=15
2	1 13.000029	192.168.1.10	192.168.1.111	TCP	[TCP Port numbers reused] 65535 > 65535 [SYN, RST, PSH, URG] Seq=0 Win=13358 Urg=14653 Len=15
2	2 14.000027	192.168.1.10	192.168.1.111	TCP	[TCP Port numbers reused] 65535 > 65535 [SYN, RST, PSH, URG] Seq=0 Win=13358 Urg=14653 Len=15
2	3 15.000031	192.168.1.10	192.168.1.111	TCP	[TCP Port numbers reused] 65535 > 65535 [SYN, RST, PSH, URG] Seq=0 Win=13358 Urg=14653 Len=15
2	4 16.000034	192.168.1.10	192.168.1.111	ТСР	[TCP Port numbers reused] 65535 > 65535 [SYN, RST, PSH, URG] Seq=0 Win=13358 Urg=14653 Len=15
▶ Eth ▶ Int ▶ Tra 0000 0010 0010 0020	ernet Protocol, Src: : nsmission Control Pro 01 00 5e 50 50 01 00 ( 00 5f 00 00 40 00 10 ( 01 6f ff ff ff ff 00 (	e, 69 bytes captured) Te_7b:1b:67 (00:0f:1f:7b:) 192.168.1.10 (192.168.1.10 tocol, Src Port: 65535 (65 0f 1f 7b 1b 67 08 00 45 6 06 e6 cf c0 88 01 08 c0 8 0c 24 84 38 30 46 49 58 2 7 38 07 62 59 4 2f 75 5 7 38 07 62 59 4 2f 75 5	0), Dst: 192.168.1.111 5535), Dst Port: 65535 10^PP{.gE. 18@ 19	(192.168.1	.111)

#### Figure 29

From the picture above we can see that the packet which is pre-stored in the blacklist does not show up at all which means it is blocked from the beginning of the transmitting. The other one which ends with "111" is not blocked because it does not appear frequently enough. But the one ends with "222" appears only 7 times, because in that time duration, it is detected as "too fast" by the statistic module and therefore got blocked. From the graph above, we can verify the correctness of the statistic module.

# V. Contribution

Qiushi Ding (30%): Design of whole system structures and interfaces. Build up Qsys environment. Build up debugging environment (modelsim do files & signaltap). Build up testing environment (tcp replay and sfp connection). Coding for the top top level vhdl file for fifo operation.

Liheng Wang (20%): Design and debug a prototype program which can choose the data either go nic terminal or sfp terminal based on it's ip address. Run its simulation on the modelsim.

Run all the simulation without the part concern with statistic of the final program on modelsim, signaltap and wireshark.

Yuyang Wang (18%): Design and debug the all statistic module, run part of the simulations on the modelsim signaltap and wireshark.

Bokai Chen (18%): Debugging the final version of killswitch & designing CAM for look up table.

Jingshu Fang (14%): Wrote the testbench to read in a pcap file in TCP protocol as input and test the correctness of the killswitch system. Wrote a compile.tcl file to compile files of different modules for simulation on modelsim.

# VI. Source Code

-- killswitch.vhd

-- This file was auto-generated as a prototype implementation of a module
-- created in component editor. It ties off all outputs to ground and
-- ignores all inputs. It needs to be edited to make it do something
-- useful.

--

-- This file will not be automatically regenerated. You should check it in-- to your version control system if you want to keep it.

library IEEE;

use IEEE.std\_logic\_1164.all;

use IEEE.numeric\_std.all;

#### entity killswitch is

generic(

id\_length :natural := 10 \* 8;

statistic\_width : natural := 96

-- fixengine\_width :natural := 8;

```
-- fix_tag_width : natural := 3*8;
```

```
-- fix_value_width : natural := 256
```

```
);
```

port (

clk	: in	std_logic := '0';	clk.clk
reset	: in	std_logic := '0';	reset_n.reset

--Avalon\_streaming sink

ready_sink	: out std_logic;	stream_in.ready
valid_sink	: in std_logic := '0';	.valid
data_sink	: in std_logic_vector(	53 downto 0) := x"0000000000000000";data
error_sink	: in std_logic := '1';	.error
startofpacket_sink	: in std_logic := '0';	.startofpacket
endofpacket_sink	: in std_logic := '0';	.endofpacket
empty_sink	: in std_logic_vector .empty	2 downto 0) := "100"; -

--Avalon\_streaming source to sfp

-

-

-

-

ready_sfp	: in std_logic := '0';	- avalon_streaming_source.re	ady
valid_sfp	: out std_logic;		.valid
data_sfp	: out std_logic_vector( .data	(63 downto 0); -	
error_sfp	: out std_logic := '0';		.error
startofpacket_sfp : out std_logic;startofpacket			.startofpacket
endofpacket_sfp	: out std_logic;		.endofpacket
empty_sfp	: out std_logic_vector .empty	- (2 downto 0); -	

### --Avalon\_streaming source to nic

ready_nic	: in std_logic := '0'; -	- avalon_streaming_source.rea	ady
valid_nic	: out std_logic;		.valid
data_nic	: out std_logic_vector .data	(63 downto 0); -	
error_nic	: out std_logic := '0';		.error
startofpacket_nic : out std_logic;startofpacket			

22

	endofpacket_nic	: out	t std_logic;		.endofpacket
-	empty_nic	: oı .em	ut std_logic_vector pty	2 downto 0) -	
	FIX_Engine				
	fix_tag	:	in std_logic_vect	or(fix_tag_width-1 dow	nto 0) := (others => '0');
	fix_tag_v	: in	std_logic :='0';		
	fix_value	: in	std_logic_vector(f	ix_value_width-1 down	to 0) := (others => '0');
	fix_value_v	: in	<pre>std_logic :='0';</pre>		
	fix_data_out		: out std_logic_vec	tor(fixengine_width-1 o	downto 0) := (others => '0');
	fix_data_valid_out	:	out std_logic := '0'		

);

end entity killswitch;

architecture rtl of killswitch is

signal moveout: std\_logic :='0';

signal pfifo\_empty: std\_logic := '1';

signal pfifo\_full: std\_logic := '0';

signal pfifo\_q: std\_logic\_vector(63 downto 0) := (others => '0');

signal cfifo\_empty: std\_logic := '1';

signal cfifo\_full: std\_logic := '0';

signal cfifo\_q: std\_logic\_vector(7 downto 0) := (others => '0');

signal next\_packet\_req : std\_logic := '0'; signal decision : std\_logic\_vector (0 downto 0) := "0"; -- 1 for pass, 0 for drop signal decision\_v : std\_logic := '0'; signal decision\_full : std\_logic := '0'; signal decision\_full : std\_logic := '0';

signal package\_data: std\_logic\_vector(63 downto 0) := x"0000000000000000000; signal package\_data\_out: std\_logic\_vector(63 downto 0) := x"00000000000000000; signal command\_data: std\_logic\_vector(7 downto 0) := x"00"; signal command\_data\_out: std\_logic\_vector(7 downto 0) := x"00";

```
signal ip_src_addr: std_logic_vector(31 downto 0) := x"00000000";
signal ip_dest_addr: std_logic_vector(31 downto 0) := x"00000000";
signal tcp_src_port: std_logic_vector(15 downto 0) := x"0000";
signal tcp_dest_port: std_logic_vector(15 downto 0) := x"0000";
--signal fix_comp_id: std_logic_vector(id_length-1 downto 0) := (others => '0');
--signal fix_targ_id: std_logic_vector(id_length-1 downto 0) := (others => '0');
```

```
signal start_statistic: std_logic :='0';
--signal start_fixengine: std_logic :='0';
signal session_tag: std_logic_vector(statistic_width-1 downto 0) := (others => '0');
signal drop : std_logic := '0';
signal drop_v: std_logic := '0';
signal stat_addr_out: integer range 0 to 511:=0;
signal release : std_logic := '1';
```

signal ready\_in : std\_logic := '0';

signal fix\_data : std\_logic\_vector(63 downto 0) := (others => '0');

signal fix\_data\_valid : std\_logic := '0';

begin

V1: entity work.packetbuffer port map (clk, package\_data, moveout, reset, ready\_in, pfifo\_empty, pfifo\_full,pfifo\_q);

V2: entity work.commandbuffer port map (clk, command\_data, moveout, reset, ready\_in, cfifo\_empty, cfifo\_full,cfifo\_q);

V3: entity work.decision\_buffer port map (clk, decision, next\_packet\_req, reset, decision\_v, decision\_empty, decision\_full,decision\_q);

V4: entity work.statistic port map (clk,session\_tag,start\_statistic,reset,stat\_addr\_out,drop,drop\_v);

process (clk)

variable offset: integer range 0 to 1000 := 0;

variable offset\_decision\_sfp: integer range 0 to 1000 := 0;

variable offset\_decision\_nic: integer range 0 to 1000 := 0;

```
variable offset_decision: integer range 0 to 1000 := 0;
```

begin

if (rising\_edge(clk)) then

if reset = '1' then

```
ip_src_addr <= (others => '0');
ip_dest_addr <= (others => '0');
tcp_src_port <= (others => '0');
tcp_dest_port <= (others => '0');
--fix_comp_id <= (others => '0');
--fix_targ_id <= (others => '0');
```

```
start_statistic <= '0';
offset := 0;</pre>
```

```
valid_sfp <= '0';
startofpacket_sfp <= '0';
endofpacket_sfp <= '0';
empty_sfp <= "000";
error_sfp <= '0';
data_sfp <= (others => '0');
```

```
valid_nic <= '0';
startofpacket_nic <= '0';
endofpacket_nic <= '0';
empty_nic <= "000";
error_nic <= '0';
data_nic <= (others => '0');
```

```
else--not reset
```

```
start_statistic <= '0';
if pfifo_full = '0' and cfifo_full ='0' and decision_full = '0' then
  decision(0)<=drop;
  decision_v<=drop_v;
  ready_sink <= '1';
  if valid_sink = '1' then
      command_data(5) <= startofpacket_sink;
      command_data(4) <= endofpacket_sink;
      command_data(3 downto 1) <= empty_sink;</pre>
```

```
command_data(0) <= error_sink;</pre>
                               package_data <= data_sink;</pre>
                               ready_in <= '1';</pre>
                               --start to analyze
                               if startofpacket_sink = '1' then--startofpacket_sink
                                    offset := 0;
                                    fix_data_valid <= '0';</pre>
                                    start_statistic <= '0';</pre>
                                    release <= '0';
                               elsif endofpacket_sink = '1' then--endofpacket_sink
                                    if release = '0' then
                                         start_statistic <= '1';</pre>
                                         session_tag <= ip_src_addr & ip_dest_addr & tcp_src_port &</pre>
tcp_dest_port;
                                         --session_tag generated
                                    else
                                         decision(0) \le '0';
                                         decision_v <= '1';
                                    end if;
                               else--others, during the packet
                                    start_statistic <= '0';</pre>
                                    offset := offset + 1;--0 will be 1
                                    case offset is
                                         when 2 => -- let go all non-ipv4 packets
                                              if package_data(31 downto 0) /= x"08004500" then
                                                   release <= '1';
                                              end if;
                                         when 3 => -- let go all non-tcp packets
                                                        27
```

	if package_data(7 downto 0) /= x"06" then
	release <= '1';
	end if;
	when 4 => take record of ip source address
	& first 16 bits of destination address
	if release = '0' then
	ip_src_addr <= package_data(47 downto 16);
0);	ip_dest_addr(31 downto 16) <= package_data(15 downto
	end if;
address,	when 5 => take record of remaining 16 bits of destination
	TCP source port & destination port
	if release = '0' then
48);	ip_dest_addr(15 downto 0) <= package_data(63 downto
	<pre>tcp_src_port &lt;= package_data(47 downto 32);</pre>
	<pre>tcp_dest_port &lt;= package_data(31 downto 16);</pre>
	end if;
	when 8 => let go all non-fix packets
 find "8=FIX."	if data_sink(47 downto 0) /= x"383d4649582e" thentry to
	release <= '1';
	else
	release <= '0';
	end if;
FIX parser	when others =>do nothing for non-fix packets, forward data to
	if release = '0' and offset > 9 then

```
fix_data(15 downto 0) <= data_sink(63 downto 48);
    fix_data(63 downto 16) <= package_data(47 downto 0);
    fix_data_valid <= '1';
    end if;
end case;
if;</pre>
```

else--valid\_sink = '0'

end if;

ready\_in <= '0';</pre>

end if;

else --any fifo is full

ready\_sink <= '0';</pre>

ready\_in <= '0';

if decision\_full = '0' then

decision(0)<=drop;</pre>

decision\_v<=drop\_v;</pre>

end if;

end if;--

---

-- if (ready\_sfp = '1' or ready\_nic ='1') and (pfifo\_empty = '0' and cfifo\_empty = '0' and decision\_empty = '0') then

if (ready\_sfp = '1' or ready\_nic ='1') and decision\_empty = '0'then

if decision\_q = "0" and ready\_sfp = '1' then -- pass

offset\_decision := offset\_decision + 1;

--offset\_decision\_sfp := offset\_decision\_sfp + 1;

data\_nic <= (others => '0');

startofpacket\_nic <= '0';</pre>

endofpacket\_nic <= '0';</pre>

empty\_nic <= "000";

error\_nic <= '0';</pre>

valid\_nic <= '0';</pre>

--offset\_decision\_nic := 0;

case offset\_decision is

when 1 => -- let go all non-fix packets

moveout <= '0';</pre>

next\_packet\_req <= '0';</pre>

valid\_sfp <= '0';</pre>

when 2 =>

moveout <= '1';

when others => --do nothing for non-fix packets, forward data to FIX

parser

moveout <= '1';</pre>

#### end if;

end case;

```
elsif decision_q = "1" and ready_nic ='1' then -- drop
    --offset_decision_nic := offset_decision_nic + 1;
    --offset_decision_sfp := 0;
    offset_decision := offset_decision + 1;
```

data\_sfp <= (others => '0');

```
startofpacket_sfp <= '0';</pre>
```

```
endofpacket_sfp <= '0';</pre>
```

empty\_sfp <= "000";

error\_sfp <= '0';</pre>

valid\_sfp <= '0';</pre>

offset\_decision\_sfp := 0;

case offset\_decision is

when 1 => -- let go all non-fix packets

```
moveout <= '0';
```

next\_packet\_req <= '0';</pre>

```
valid_nic <= '0';</pre>
```

when 2 =>

moveout <= '1';

when others => --do nothing for non-fix packets, forward data to FIX

parser

moveout <= '1'; data\_nic <= pfifo\_q; valid\_nic <= '1'; startofpacket\_nic <= cfifo\_q(5);</pre> endofpacket\_nic <= cfifo\_q(4);</pre>

empty\_nic <= cfifo\_q(3 downto 1);</pre>

error\_nic <= cfifo\_q(0);</pre>

valid\_sfp <= '0';</pre>

if cfifo\_q(4) = '1' then

next\_packet\_req <= '1';</pre>

moveout <= '0';

offset\_decision := 0;

else

next\_packet\_req <= '0';</pre>

moveout <= '1';</pre>

end if;

end case;

else

offset\_decision := 0;

data\_nic <= (others => '0');

data\_sfp <= (others => '0');

startofpacket\_nic <= '0';</pre>

endofpacket\_nic <= '0';</pre>

startofpacket\_sfp <= '0';</pre>

endofpacket\_sfp <= '0';

empty\_nic <= "000";</pre>

error\_nic <= '0';</pre>

empty\_sfp <= "000";

error\_sfp <= '0';</pre>

moveout <= '0';</pre>

valid\_sfp <= '0';</pre>

valid\_nic <= '0';</pre>

next\_packet\_req <= '0'; offset\_decision\_sfp := 0; offset\_decision\_nic := 0;

end if;

else

offset\_decision := 0; data\_nic <= (others => '0'); data\_sfp <= (others => '0'); startofpacket\_nic <= '0';</pre> endofpacket\_nic <= '0';</pre> startofpacket\_sfp <= '0';</pre> endofpacket\_sfp <= '0';</pre> empty\_nic <= "000";</pre> error\_nic <= '0';</pre> empty\_sfp <= "000"; error\_sfp <= '0';</pre> moveout <= '0';</pre> valid sfp <= '0';</pre> valid\_nic <= '0';</pre> next\_packet\_req <= '0';</pre> offset\_decision\_sfp := 0; offset\_decision\_nic := 0;

end if;

end if;

end if;

end process;

end architecture rtl; -- of killswitch

Statistic.vhd

library ieee;

use ieee.std\_logic\_1164.all;

use ieee.numeric\_std.all;

entity statistic is

generic(

cam\_width: integer :=96-1

);

port(

clk: in std\_logic; session: in std\_logic\_vector(95 downto 0) := (others => '0');--session passed from parser valid: in std\_logic; rst: in std\_logic;--global reset hit\_addr\_out: out integer range 0 to 8:= 0; sel: out std\_logic := '0';--select value, pass the seesion when 0, block it when 1 sel\_v: out std\_logic := '0'

);

end statistic;

architecture func of statistic is

type ram\_stat\_data is array(0 to 8) of integer range 0 to 8;

type ram\_lut is array(0 to 8) of std\_logic\_vector(cam\_width downto 0);

type next\_state\_type is(s0,s1);

signal statistic\_stat\_data: ram\_stat\_data;--store the statistic data signal lut: ram\_lut;--look up table for comparing signal statistic\_session: std\_logic\_vector(cam\_width downto 0);--store the session --signal statistic\_lut: ram\_lut;--store the session for outputing signal next\_state: next\_state\_type;--current next\_state signal count: integer range 0 to 8;--indicate the last position in the look up table

--signal ram\_u: std\_logic;--indicating the transfer action when it is set to 1;
--signal update: std\_logic;--flag to indicate time to update the blacklist
signal blacklist: std\_logic\_vector(0 to 8);

#### begin

process(clk,rst)

variable j: integer := 0;--counter, used as a time period

variable hit:std\_logic:='0';--indicate that a certain seesion has appeared before

variable hit\_addr:integer range 0 to 8;

begin

if(rising\_edge(clk)) then

if(rst = '1') then--reset settings

next\_state <= s0;</pre>

statistic\_session <= (others =>'0');

for c in 0 to 8 loop

```
if c=0 then
```

```
lut(c) <= x"c0a80101c0a801fffffffff;;</pre>
```

```
blacklist(c)<='1';</pre>
```

else

lut(c) <= (others => '0');

```
blacklist(c) <= '0';</pre>
```

end if;

end loop;

count <= 1;

#### else

j := j + 1;

if(j > 20000000) then

for a1 in 0 to 8 loop

statistic\_stat\_data(a1) <= 0;</pre>

end loop;

j := 0;

end if;

case next\_state is

```
when s0 =>
```

if valid = '0' then

next\_state <= s0;</pre>

else

next\_state <= s1;</pre>

statistic\_session <= session;--store the session to a vector

for further use

#### for addr in 0 to 8 loop--check the look up table with the

port value which lasts for one cycle

if(session = lut(addr) and hit = '0') then

hit := '1';--match found

-----

hit\_addr :=addr;

hit\_addr\_out <= addr;

-----variable

else

hit:= hit;

end if;

end loop;

if hit = '1' then

sel <= blacklist(hit\_addr);</pre>

else

sel <= '0';

end if;

sel\_v <= '1';

end if;

```
when s1 =>
```

next\_state <= s0;</pre>

sel\_v <= '0';

#### if(hit = '1') then

statistic\_stat\_data(hit\_addr) <=</pre>

statistic\_stat\_data(hit\_addr) + 1;

hit := '0';

--sel <= blacklist(hit\_addr);</pre>

if (statistic\_stat\_data(hit\_addr) > 5) then

blacklist(hit\_addr) <= '1';</pre>

end if;

else

lut(count) <= statistic\_session;</pre>

statistic\_stat\_data(count) <= 1;</pre>

hit\_addr\_out <= count;

count <= count + 1;</pre>

end if;

end case;

end if;

end if;

end process;

end func;