Project Report: CUDoom

CSEE4840 Embedded System Design Columbia University, Spring 2013

Alden Goldstein (ag3287) Edward Garcia (ewg2115) Minyun Gu (mg3295) Wei Hao Yuan (wy2211) Yiming Xu (yx2213)

Contents

Introduction	
System Overview	
Hardware Logic Overview	
Algorithm	
World Map	
Ray Casting	9
C++ code for DDA (given by LodeV)	11
Drawbacks of DDA	12
Other Modifications from LodeV's algorithm	13
Sky	14
Multiple Heights	14
Textures	15
Hardware	
Ray FSM	
Memory	
FIFO & PLL	21
VGA Raster	22
Texture Generation	24
Critical Timing Path	25
Overall VGA Pipeline Structure	25
Sky Generation	26
SDRAM	28
Keyboard	29
Audio	30
Sound Controller	31
Flash Memory	32
Architecture	32
Data conversion	32
Lessons Learned	34
Responsibilities	
References	
Appendix	
de2_ps2.vhddo2_sram_controller.vhd	
de2_sram_controller.vhdde2_vga_raster.vhd	

de2_wm8731_audio.vhd	48
floorMod.vhd	52
framerate_calc.vhd	54
memcustom.vhd	56
niosInterface.vhd	61
ray_FSM.vhd	62
skygen.vhd	77
sound_controller.vhd	80
tex_gen.vhd	83
texture_rom.vhd	88
top.vhd	89
helloworld.c	101
readwav.m	

Introduction

CUDoom is a project inspired by the Doom, one of the last video games to use ray casting techniques to create a pseudo 3D environment. CUDoom creates a similar 3D world and allows a player to freely move around it. Among the key features in CUDoom is the fact that the entire world is fully texture mapped to the player's perspective. Walls can be set to two different heights, the floor consists of tiles of different textures and the sky rotates to match the player's frame of view.

The project is divided into software and hardware components. The software keeps track of the player position and frame of view, accepts keyboard inputs and generates music for the world. Hardware consists of a ray casting accelerator and the logic needed to texture map the environment. Individual screen pixel calculations are generated on the fly and the project runs smoothly at 60 frames per second for a 640x480 screen.

System Overview

A high level overview of the system is provided in figure 1. The system is designed to update a 640x480 display at 60 frames per second using fixed point arithmetic. A phase locked loop (PLL) generates the following timings needed by the rest of the system: 50 MHz, 50MHz phase delayed, and 25 MHz.




Figure 1. Overall System Architecture

Software Logic Overview

The NIOS II processor and the peripherals that it interacts with run at 50 MHz. The only exception is the SDRAM which stores the program memory and runs on the 50 MHz phase delayed clock. These components work together and are controlled by the software portion of our project.

At a high level, the software performs the following tasks:

- The NIOS initializes the system by calculating and storing the sine and cosine tables necessary for future calculations.
- Also part of the initialization, the NIOS downloads the sky texture from the SDRAM into the SRAM on the board
- The NIOS polls the keyboard looking for an input from the user. If a key is detected, it will update the data concerning the player's position and frame of view.
- The NIOS keeps track of calculating a frame. For each frame, it will cast 640 rays for each column within the frame. The goal is to calculate the wall heights for each of the columns on the screen based on the respective distance of the wall to the player.
 - Each individual column calculation is hardware accelerated. The software passes the angle information of the respective ray to the Ray FSM hardware module through a simple handshake protocol.
- Throughout the software portion of the program, the sound controller sends interrupts to the processor whenever it needs the next note to play. During an interrupt, the next sample is fetched from flash memory and written to the sound controller.

Hardware Logic Overview

The VGA Raster module drives the rest of the hardware components that do not interact with the NIOS. Most of these components run at 25 MHz. At a high level the hardware performs the following tasks:

- The VGA Raster module signals the start of a new frame. This causes the VGA Raster and Ray FSM modules to swap the memory buffer locations that they are respectively reading and writing to.
 - The Ray FSM module computes wall heights for individual columns based on the player distance to the wall along the path of the ray specified by software. This and other intermediate variables are safely stored through the use of a FIFO and memory buffer.

- In parallel with the Ray FSM module, the VGA module begins to read from its respective memory location. The memory outputs are intermediate variables that are fed into the Sky Generation and Texture Generation blocks.
 - The sky is calculated for the respective pixel. The Sky Generation module ensures the sky is mapped to match the x coordinate of the walls. An address is generated to pull the respective sky pixel from SRAM. The SRAM output is fed into the VGA raster component.
 - In concert with Sky Generation module the logic, the Texture Generation module maps the wall and floor textures of the pixel based on the vantage point of the player. An address is generated to pull the respective texture pixel from Texture ROM, a lookup table containing all the wall and floor textures. The Texture ROM output is fed into the VGA raster component.
- The VGA raster component selects the appropriate pixel stream and converts it to the representation needed by the monitor. Depending on the direction of the wall to the user, it will shade it appropriately.

Algorithm

World Map

The world map is represented by a 32x32 array where each value represents a cube in the world. Array entries that are 0 represent an empty space that the player can walk through. Array entries larger than 0 represent a cube with a specific texture. Table 1 gives the respective value of each texture.

```
char worldMap[mapWidth][mapHeight]=
 9,0,0,7,0,8,0,8,0,0,8,7,0,2,7,2,7,2,7,2,0,7,0,9
 9, 2, 3, 3, 0, 0, 0, 0, 0, 8, 8, 4, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 9
 9,2,3,3,0,0,0,0,8,8,4,0,0,0,0,0,0,0,0,0,0,9
 9,0,0,0,0,0,0,0,0,8,4,0,0,0,0,6,6,6,6,6,7,9
 9,8,8,8,0,8,8,8,8,8,8,4,4,4,4,4,4,6,0,0,0,0,0,9
 9,7,7,7,0,7,7,7,0,8,0,8,0,8,0,8,4,0,4,0,6,7,9
   7,0,0,0,0,0,7,8,0,8,0,8,0,8,6,0,0,0,0,0,9
 9, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 8, 6, 0, 6, 0, 6, 0, 9
 9,7,0,0,0,0,0,7,8,0,8,0,8,0,8,6,4,6,0,6,6,9
 9, 2, 7, 7, 0, 7, 7, 7, 8, 8, 4, 0, 6, 8, 4, 8, 3, 3, 3, 0, 3, 6, 9
 9,7,2,2,0,2,2,2,2,4,6,4,0,0,6,0,6,3,0,0,0,0,0,9
 9,7,0,0,0,0,2,2,4,0,0,0,0,0,4,3,0,0,0,0,6,9
 9,0,0,0,0,0,0,0,2,4,0,0,0,0,0,4,3,0,0,0,0,9
```

Value	Texture
0	Empty spaces
1 - 4	Textures 1 through 4 of normal height
5 - 8	textures 1 through 4 of taller height
9	fake wall, i.e. sky outlook.

Table 1. Texture Mappings

Ray Casting

The ray casting algorithm involves casting individual rays, only for each column. Due to the fixed perspective, there is very little calculation that needs to be done afterward once column parameters are calculated. Essentially, we determine the height of each wall by finding out how far we are from it. The main equation for ray casting is...

$$percieved\ column\ height = \frac{constant}{wall\ distance}$$

Other features, such as textures and floors, can be determined from a few additional calculations, but the fundamental algorithm remains as one of low complexity.

As a basis for our project, we drew majority of our resources from LodeV's Ray Casting tutorial [1]. We started with code from his website, which includes a C++ version with textures, floors, and ceilings. While his code was a great starting point and gave us an immediate working version to play around with, we had to make many modifications before we could port anything to hardware. To explain the changes we made, we have to explain the ray casting algorithm more in depth.

For ray casting, we need to increment a ray for each column to find a wall and determine the appropriate distance. The larger the ray increments are, the more inexact the measurements will be, and the more likely part of a wall will be missed. Reducing the increments will give finer edges, but at the expense of being significantly slower.




Figure 2. Fixed increment wall search

Image Credit: Lode's Computer Graphics Tutorial [1]

Pseudo-code for wall finding:

```
// initialize
ray position = current player position
distance = 0
while not hit wall
   increment ray position
   increment distance
```

This algorithm, while naïve, will place the "light" ray relatively close to the correct position.

LodeV uses a more sophisticated approach. Since the ray casting model we use only involves orthogonal walls on a map, finding walls can be done by hitting every edge. The algorithm used for this is called DDA, and is a modified version of Breshenham's line algorithm. Professor Edwards pretty quickly recognized that this approach could be used for Ray Casting. The C++ code from LodeV's website is given below.




Figure 3. DDA

Image Credit: Lode's Computer Graphics Tutorial [1]

C++ code for DDA (given by LodeV)

```
}
else
{
    sideDistY += deltaDistY;
    mapY += stepY;
    side = 1;
}

//Check if ray has hit a wall
if (worldMap[mapX][mapY] > 0)
    hit = 1;
}
```

Drawbacks of DDA

In the normal iterative procedure, you are finding almost exactly where the ray hits the wall. In DDA you are finding which side has been hit. In a sense, the iterative procedure gives more information. If you reduce the bits for calculations on the iterative procedure, you have a soft failure, i.e. the errors get predictably worse with less precision. For DDA however, you are making a choice in each step of the loop. Essentially you are comparing whether you are closer to an x-wall or a y-wall. You can either be right or wrong, thus this carries a notion of hard failure, which can look erratic on the screen when you starting removing precision.

So in a sense, we upgraded by downgrading. We used fixed wall increments instead for more robustness and reliability. We wanted to make sure everything would work once we took the time make the actual system. On top of the fixed increment approach, we added another loop that back-traces in smaller increments. This helps makes the ray position more exact, with larger initial search increments (better speed). Of course, wall misses still occur at the same frequency.

Other Modifications from LodeV's algorithm




Figure 4. LodeV's camera plane method

Image Credit: Lode's Computer Graphics Tutorial [1]

LodeV employs a camera plane and a direction plane to find the ray vectors. We use fixed angles instead, which actually helps remove several multiplications, since we don't perform rotation matrix multiplication. Removing multiplications from the software step actually increases precision, since we have more room to avoid overflow (on 32 bit processor). We change direction by incrementing the index for lookup table. The cosine lookup table is the x-direction, the sinusoid lookup table is for the y-direction. Of course

these could be combined into one lookup table, but there is no need to because we are using SDRAM.

In addition, this method, combined the iterative procedure, simplifies fish-eye effect correction calculations as well. By using fixed angles, we know our fish-eye angle (perpendicular distance from player to wall) will directly align with the lookup tables, and thus we can use $cosine[fish_angle]/(increment\ factor)$ as our distance increment in the loop (since the increment factor is a multiple of 2, we actually use a bit shift).

Sky

We added a sky on top of the LodeV's Ray Casting version. The sky is more than just a fixed background picture. To give the illusion of movement, the sky's x-coordinates must change directly with those of the walls. In addition, the sky must appear circularly looped with itself. Not many pictures fit this requirement. Thus we had to resort to texture generation. Fortunately another portion (not ray casting) of LodeV's website had a random noise texture generation, that involves interpolation of finer and grainer random noise values. This gives the illusion of clouds. We had to modify the texture so the beginnings and ends were also interpolated with each other, to give the illusion of a circular buffer. This also means the sinusoid lookup tables have to have a size that is a multiple of the sky width (1024), so the beginning and end line up properly. All of this together gives the illusion of a huge, full sky that fits into the (relatively small) SRAM.

Multiple Heights

Another thing we added was multiple heights (2 different heights to be exact). We made this enhancement, since we knew it could be done easily in parallel with the original single height wall. Essentially, we cast two rays in parallel, one that stops at walls of all heights, and one that stops at walls of taller heights. Then we do very similar calculations on each wall. The drawing parameters are as follows:

```
drawStart = top of tall walls
drawMid = top of normal wall
draw End = bottom of either tall or normal wall
```

```
drawStart = mid screen - 5 \times column \ height/2

drawMid = mid \ screen - column \ height/2

drawEnd = mid \ screen + column \ height/2
```

We see that the height increase is a simply caused by multiplicative factor we add to the column height. The factor of 5 gives the illusion of being three times the height of a normal wall. At the texture generator, we use the values to multiplex whether to draw a floor, a normal wall texture, or a tall wall texture. At the VGA, we use "drawStart" and

the fake walls to multiplex whether or not to draw a sky pixel or the texture pixel from the texture generator.

Textures

We generate textures almost identically to LodeV's code. LodeV actually uses a tangent angle to find textures (since he uses DDA), however because the increment method yields a nearly exact map position, we have more information than just a wall. We can easily find the x-coordinate of the texture pixel with a modulo-64 operation (64 is the width of the textures, as shown below). In additional little nuance to textures is that we must know whether we hit and x or a y-wall. In DDA this is given as the output. We however used a simple difference comparison. In other words, we did the following, shown in the pseudo code below.

```
If abs(current x position - closest x-wall) < abs(current y
position - closest y-wall)
     Choose x-wall
Else
     Choose y-wall</pre>
```

Knowing whether we hit an x or y-wall, also allowed us to choose whether or not to shade a wall. This gives a nice effect, when the x-walls are shaded and the y-walls are not (and vice versa). The world has a total of four textures, copied from the Wolfenstein 3D game. Each texture consists of 64x64 pixels with each pixel color represented by 24 bits. The textures are shown below



Figure 5. Textures used in project

We didn't really add or change much to the fundamentals of LodeV's texture and floor generation. We focused on small simplifications and how we would lay it out in hardware. We explained calculation of the x-component of the wall texture above. This can be done as a function of the ray position. The y-component is a little trickier. Essentially the values are calculated through interpolation between the drawStart and drawEnd. The floors use a slightly different algorithm, but nevertheless use interpolation from drawEnd to the bottom of the screen.

Hardware

Ray FSM




Figure 6. Ray FSM module

The motivation behind hardware acceleration for ray casting, mainly lies in the wall finding process. Using 1/32 of a square side increments over a 32 X 32 map, we have a worst case of:

$$32 \times 32 \times \sqrt{2} \approx 1500$$
 iterations per column

1500 iterations per column \times 640 columns per screen \approx 1 million iterations per frame

If we use a software loop, this would have a wasteful, especially for calculations that are so simple. The inside of loop is essentially just increments, a memory fetch, and a comparison, all of which can be done easily within a 50MHz clock cycle. This is the reason for the Ray FSM module. The name says it all; it is a finite state machine for each column ray, i.e. it computes the common set of parameters for each column. Notice that after the increment stage, there is also a division stage. In addition, there is combinational logic that executes during the division stage, which yields the necessary parameters for floor and textures.

Besides the calculations, which are all part of the ray casting algorithm, the Ray FSM is important for its interaction with both the Nios II processor, and its interaction with the FIFO to feed the column memory. The diagram is shown in figure 6. When the Ray

FSM is in the ready state, it is basically telling software that it is ready for a new set of parameters to calculate. The software preloads the inputs through the Avalon Bus before the Ray FSM even asserts the 'ready' signal. However, these parameters don't get latched in until the software pulses a 'control' signal. This gives an efficient pipeline between software and hardware. Software can calculate and load new parameters while the Ray FSM is still working. Once the software sees the 'ready' signal, all it needs to do is pulse a single bit (in reality 32 bits, due to 32 bit Avalon Bus). Then the software can resume computing parameters for the next column.

Frame Synchronization

We want to explain frame synchronization briefly since the next two sections are related to this manner. Frame synchronization is achieved by using twice as much memory. This allows writes to one column memory, while the VGA computes from the other column memory. Only when a memory buffer is completely written to, the reads and writes are toggled, and the VGA will compute values new set of complete data. Thus, the VGA will always be reading complete data, and frame synchronization will be achieved.




Figure 7. Ray FSM Overall State Machine

Foregoing a Frame Buffer

If it isn't clear by now, we reiterate the fact in ray casting; there are many parameters that are common to all pixels in a given column. This is in contrast to ray tracing, which traces a ray for every pixel on the screen (thus has unique parameters for every pixel). After a common set of column parameters are calculated, we can use only few pipelined calculations (RAM fetch + 2 cascaded multiplications + some additions + some MUXing + a ROM fetch) to give an appropriate texture pixel. Therefore a frame buffer is not necessary, and VGA pixel calculations can be done on the fly, once the column parameter set has been computed. Thus, for each column on the screen, a memory location was created to hold the set of necessary column parameters. The bit addresses for the column parameters are stored as follows

	# of bits	X down to	Υ
2 bit gap	2	1	0
texX	6	7	2
drawEnd	9	16	8
drawStart	9	25	17
invline	18	43	26
line_minus_h	18	61	44
isSide2	1	62	62
isSide	1	63	63
floorX	18	81	64
floorY	18	99	82
tmpPosX	18	117	100
tmpPosY	18	135	118
invdist_out	12	147	136
12bit Gap	12	159	148
data_out	10	169	160
2 bit gap	2	171	170
texX2	6	177	172
drawMid	9	186	178
invLine2	18	204	187
line_minus_h2	18	222	205
bool	1	223	223
texNum	4	227	224
texNum2	4	231	228
colAddress	10	241	232
VGA_Blank	1	242	242

Table 2. Bit positions for column parameters inside memory and FIFO. Note that items in red appear in the FIFO and not the memory.

Memory




Figure 8. Memory module

As we explain above, the memory module will take in data from the FIFO that includes the column address. Thus the input port to the memory module we created does not even take in a column address. In addition, it also does not take in a write enable. Instead it uses the read request signal from the FIFO. As shown in the diagram above the RDREQ is simply the inverted RDEMPTY signal. Thus the memory module takes data from the FIFO whenever it is available. Notice that the vertical blank signal comes with the data as well.

The bulk of our memory is contained in an M4K Ram, which takes up almost the entire board. The pixel parameters require 212 bits. Since, we store memory in a column array, we need a 256-bit width for each column. There are 640 columns. If we use an M4K, we require block configurations in powers of two. Naively, we would have a 1024 by 256-bit column buffer. To add frame synchronization, we must have two memories that are toggled every time a VGA blank signal comes in.

$$1024 \times 256 \ bits \times 2 \ memories = 524,288 \ bits$$

To make this fit on the board, we have two options:

- A. Reduce bits. Cut down bits to 192, and splice a 128 bit by 1024 memory, with a 64 bit by 1024 memory. Requires 96 M4K blocks according to Megafunction Wizard.
- B. Reduce number of addresses. Use a full 256 bits, but have a memory with 512 addresses and a memory with 128 addresses. Requires 74 M4K blocks according to Megafunction Wizard.

We opted for option B. This is because it offers a smaller amount of memory and requires no cutting of bits. Reducing the number bits to fit 192 bit memory size gives degradation of the image when tested in software. While 96 M4K's fit on the board along with the processor, we used the extra space on the board for the FIFO between clock domains.

Memory Issues

Option B, presented an interesting problem. We encountered strange error on the VGA glitch that seemed to occur right where we switch from the 512-address memory to the 128-address memory. While, the switching of writes and outputs were combinational, and timing requirements were well within acceptable range (approximately 5 ns setup slack). Even with this, there were still timing issues on the VGA, where it seems that the change between output buffers did not stabilize completely. To fix this, we used a "patch" memory block. This is illustrated in the diagram below. The original scheme switches reads and writes at the same location, i.e. the end of the 512-word memory, and the beginning of the 128-word memory. This caused a line on the screen directly at the memory switching point, no matter how much timing slack we had. Due to time constraints we had to come up with a rather crude fix, which was the patch memory block. As seen in Figure 9, writes for the patch block begin a few addresses from the edges of the memory (for extra safety) and bridge the connection between the two larger memory blocks.

The original scheme was to switch reads and writes at the same spot along the edges of the memory. In order to smooth transitions, we simultaneously write to a patch memory that overlaps with the other two memory blocks. We also see in the diagram, that we no longer need to write at the edges in the memory. The reason for this is because at the edge of the memory, the next address will give huge transition in bits (i.e. all 1's to all 0's for the address). In addition, we see that reads switch in different places than from the writes, thus when we switch read buffers, we are switching between two identical values. All of this combined, keeps the transitions of inputs and outputs minimal, and miraculously fixed our error!




Figure 9. Overlapping memory modules

FIFO & PLL

The D-Flip-Flop generated 25 MHz clock seemed to give us some very strange glitches (we weren't sure what they were caused by at the time). In addition we also had system crashes that we believed were due to corruption of the M4K memory. First, with the help of our great TA (Luis), we were able to switch the generation of the 25 MHz clock to a PLL. This seemed to improve the screen glitches, but we still faced some occasional system crashes. Because we suspected M4K corruption, it was apparent that this was likely due to its interaction between two clocked domains (i.e. reads from 25 MHz domain, writes from 50 MHz domain). Before we added a FIFO, only the VGA was running on 25 MHz, and would feed read addresses directly to the M4K column memory module that we mentioned above. To solve the issues, we decided to organize clock domains and make everything from the memory module through to the VGA controller as part of a single clocked domain (25 MHz). This meant making texture generation as part of the 25 MHz domain as well (this actually works out nicely considering the critical path in this module does not fit a 50 MHz domain). However, the Ray FSM was still writing to memory. Since the Ray FSM runs at 50 MHz (this is necessary for speed), we

placed a FIFO between the Ray FSM and the memory module, essentially creating a safe bridge between the 50 MHz domain and the 25 MHz domain.

VGA Raster




Figure 10. VGA Raster module

VGA Raster is the component that outputs corresponding signals to VGA display to draw colors pixel by pixel. The block interface is shown in Figure 10. It uses a 25 MHz clock to match the one that is used by the VGA display. The component basically consists of the following three parts (1) Row and Column Iterators, (2) Pixel Multiplexer and (3) VGA Timings. Figure 11 shows the detailed structure of VGA raster.




Figure 11. VGA raster internals

Row and Column Iterators. A base counter maintains two values in the horizontal and vertical direction that represent the index of the current row and column currently being output to the display. It will roll back and start again when is has iterated through all pixels or reset signal is set. After accounting for the corresponding VGA constant parameters, the indexes are parsed as iterators for the 640 * 480 display area, which can be used to pull data from memory to calculate texture color information. Further details of how the counter output interacts and controls the following texture calculation will be covered in next section.

Pixel Multiplexer. For a single pixel at given column, the raster will decide to use color data either from texture or sky depending on which range the current row index belongs to. The decision is made from the multiplexer, which generates a logic signal based on the comparison between the current row index and wall start position. Then an asynchronous RGB generator will parse the selected color information into separated RGB codes for monitor.

VGA Timings. The VGA signals, except RGB, are generated from state machines based on horizontal and vertical counters. Also provided, is a reset signal to restart the counter and refresh the screen. Combining the RGB data with other VGA synchronous signals, the final output of VGA raster will be passed to the monitor. Finally, the color output is also controlled by reset and vga_blank signals that can simply refresh parts of the screen to black.

Texture Generation

Figure 12 illustrates the internal structure of texture generation which is included inside the dashed block and its interaction with other modules as well. We give the floor logic a bigger block because it actually takes longer time to finish and is the critical timing path, which will be discussed in the following section.




Figure 12. Texture Generation and Floor internals

At a high level, the Texture Generation module maps a 64x64 pixel texture to a wall/floor from the vantage point of the player. It received as an input the index of the pixel on a 640 by 480 screen. Its output is the address of this color data, and the actual data will be fetched from the texture rom, where we pre-loaded four textures with 24 bits of color data for each pixel. Since we have different logic paths to calculate the addresses for the walls and floor, it keeps two combinational logic paths running in parallel. Before outputting the pixel address, it uses a multiplexer to choose whether to draw the wall or floor by checking which range the current row index belongs to. Although the calculation logic is asynchronous, we still want to keep the texture address synchronous in order to match the rate of the VGA raster pipeline structure.

Critical Timing Path




Figure 13. Critical Timing Path

As mentioned above, the texture generation mainly consists of two separate combinational logic paths. The time to calculate wall and floor textures determines the timing limitation of the display. Figure 13 shows the detailed logic diagram of the circuits in texture generation. The highlighted red path in floor logic is our critical timing path. Because of the three multiplications necessary for this step, floor texture generation takes a longer time than generating a wall texture.

Overall VGA Pipeline Structure




Figure 14. Overall pipeline structure for VGA raster

Figure 14 is the pipeline timing diagram for VGA raster, which illustrates this working flow from a timing perspective. Since the different blocks in VGA raster are performing their own work, and part of the output (column and row) actually decides the value of input (color information from texture and sky) for other blocks, it must

guarantee all components are running at the same pace. Therefore, we clocked most of the blocks to form a pipeline structure allowing different blocks to work in parallel at their best efficiency.

The process starts with a new clock cycle by counting the column and row index VGA is going to draw. Then the column number will be passed to memory block to get essential data calculated from the Ray FSM. The row number will be delayed in the same manner, before entering the texture generator. Afterwards, texture addresses for both wall and floor are generated in the asynchronous logic, and the correct one will be picked by the multiplexer. Since we clocked the output, the address is ready at the next stage of the pipeline. Then the color of this pixel can be fetched and immediately calculated from the asynchronous texture rom/SRAM model. Finally, the 24 bit color value is passed to RGB generator block in the VGA Raster module which determines appropriate shading and converts the value to the 30 bit format needed by the monitor.

Sky Generation




Figure 15. Sky generator system diagram

Sky generator is a module that allows the NIOS to transfer data from SDRAM to SRAM. It also allows the VGA raster module to fetch sky information through it to generate the sky image. With sky generator, we can download various pictures as sky during system initialization. In effect, it replaces the latency to access data from SDRAM for the much faster SRAM.




Figure 16. Sky generator design diagram

Figure 16 shows the block diagram of sky generator. The MUX is controlled by NIOS system. When switching to the VGA interface, the sky generator will fetch sky information according to row and angle information. The sky texture is 1024*480*8b, which is 480KB and enough to fit in the SRAM (512 KB). Since the display range is 640x480, when we rotate to different direction, we will continuously update data from SRAM. SRAM serves as a ring buffer, when runs to the boundary, it will ring back to the beginning column. However, the sky information in SRAM is not enough to provide a full 360 degree view angle. Therefore, we will generate a sky texture in software that will give smooth transitions at boundary transitions.




Figure 17. Sky generator access SRAM




Figure 18. SRAM diagram

It is because the SRAM is asynchronous module, which it dose not have a clock and controlled by input address information, we can set up two different clock domain control interface to access SRAM. The most important one is that maximum read data latency is 15 ns, so the design should be take care of the timing of accessing protocol.




Figure 19. Access SRAM timing

While switching the address, the read data would be valid after a specific latency; the VGA raster must latch data in the next cycle. Since VGA raster only runs at 25MHz clock domain, the timing of the design still get a lot of margin.

SDRAM

NIOS system puts its memory in DRAM and communicates with it with a SDRAM controller. The protocol of DRAM is complicate that the memory controller is not easy to design.

FUNCTIONAL BLOCK DIAGRAM




Figure 20. SDRAM diagram

However, the SOPC provide us a well-designed memory controller which also support burst accessing mode that can improve the performance of system. The timing of DRAM interface is also critical, there is a 3 ns timing phase shift from DRAM clock to system clock. Hence, we need to set up a PLL to compensate the timing phase shift for system stability.




Figure 21. SDRAM interface

Keyboard

We reused the keyboard controller from Lab3. The controller receives data through PS2 serial interface. It was modified so that while receiving a data token from the

keyboard, it stores data information to a register. The NIOS system will update the player position after polling from the keyboard.




Figure 22. Keyboard sytem diagram

Audio

Figure 23 shows the critical components for playing the background music in our architecture. All the music data has been sampled and programmed in CFI Flash in advance and during the game, NIOS system can fetch new notes from the Flash memory and play them out at the DAC component WM8731. The sound controller works as the interrupt sender in response to the data request from WM8731 and the buffer to hold new data.




Figure 23. Sound controller interface

Sound Controller

The sound controller plays two roles: one is to get data from the Avalon bus and send the interrupt signal, the other is to buffer the temporary data. Here is the diagram of this part:

Interrupt Sender

To complete data transmission at the interrupts, we first refer to how WM8731 works in the timing diagram:




Figure 24 & 25. Audio controller and timing diagram

WM8731 has two channels: the left and the right channel. In our VHDL implementation, the right channel is free so in this period it can fetch data for the next cycle. The data request is sent to tell that a left channel is over and at this time it wants a new note. In a naive implementation, it can be directly connected to the storage interface and receive

data in the next location. Here we choose to make use of the Avalon bus, implementing a sound controller with the state machine:

Flash Memory

We considered storing an entire music track or combine several into one track and play it during the game. We tried different storage media for this target: ROM, SDRAM and the Flash. After comparison, the Flash memory became the final choice due to the following factors:

- (1) ROM is the simplest non-volatile storage to use and it can be easily configured with the help of MegaWizard. Moreover, hooking it up with WM8731 is easy as exploring the ROM address space. It doesn't need any software but the most important drawback is the limited storage. Through our attempts, ROM has enough capacity to last 6~7 seconds with the sampling rate 22kHz.
- (2) SDRAM has 8MB size which is enough in capacity. The data can be loaded as an array written in a header file in NIOS software and programmed automatically into SDRAM when we start to run the program. However in our design, the sky generator takes up some storage in SDRAM so we turn to use the Flash for audio data.
- (3) The Flash memory on DE2 board has 4MB volume with 8-bit data width. It is suitable in size since a piece of sound lasting for 90 seconds takes up 440KB in binary file. The Flash also has other advantages that it is easy to transfer, erase and program data to it. The speed is proper since audio does not require a rather high rate. Besides, with the built-in components, we don't need much code to make it work.

Architecture

To use the Flash, the instructions in [3] were followed to build its interface in SOPC builder. We need to add an Avalon-MM Tristate Bridge (under Bridges and Adaptors->Memory Mapped) and a CFI Flash Memory Interface (under Memories and Memory Controllers->Flash). Follow the parameters there and note that the S29GL032N Flash chip on board only supports 8-bit width. Finally connect the conduit signals in the top level.

Data conversion

Audio files are sampled in Matlab. Matlab provides a useful sampling function *wavread()* (in the lastest version the function *audioread()* can support more audio formats including mp3). WAV format requires that the audio be sampled as 8-bit or 16-bit data at a fixed frequency (usually 44kHz). If necessary, the data can be resampled at another frequency with the function *resample()*.




Figure 26. Sound controller interface

Notice the raw results of the *wavread()* function. The original sampling frequency and the data width are pointed out there. The number of samples is also important because it is useful in the software when we want to retrieve data at the certain address range. In addition, since the sampling data is in the range [-1,1], we need a simple conversion to restore them to 8/16 bits.

As long as we obtain a binary file and have configured the Flash to Avalon-bus, the next step is to use the NIOS flash programmer [2] to load data. You can choose to enter the flash-programmer GUI in NIOS2 IDE or use the command prompt:

bin2flash --input=sound.bin --output=sound.flash --location=0 nios2-flash-programmer -b 0x400000 --program sound.flash In the above example, the base address of the CFI Flash is assigned as 0x400000.




Figure 27. Sound controller interface

The transition between the two states is important as the irq signal is set and cleared. To coordinate it, the interrupt handler *note_isr* in our software reads from CFI Flash and writes to sound controller's buffer. Furthermore, as interrupts stops the main function and makes the overall implementation slower, it is reasonable to establish a buffer with more than one slot that we can reduce the number of interrupts and load more data in one interrupt.

Lessons Learned

Plan/think ahead: Make a software model, and think out the design in hardware before hand. For example, this helped us in foregoing SRAM for frame buffer, allowing us to achieve 60 Hz frame synced frame rate, and also being able to free up the SRAM for the sky.

Stay persistent: There were a few bugs that were beyond reach of TimeQuest Timing Analyzer. Erratic (apparently timing) errors would appear on the screen, such as the line glitch caused by memory buffer switching. However, after thinking and thinking, we were able to get rid of the line using the "patch" memory

Pick a project that is interesting: I enjoyed my hours in the lab, since I enjoyed the project. Working on something you like is much easier, and allows you to do more. For example, many of my ideas came while in the shower or laying in bed. Sounds lame, yes, but it allowed me to contribute more to the group and the project.

Don't forget hardware debugging. The best way to debug the interrupts is making use of the hardware, for instance, the LEDs. As we have mentioned, printing data on the console caused problems. Thus displaying the information on LEDs or segment displays is a better way.

Use Interrupts wisely. Interrupts can make the main program slower so think twice before using it and try to decrease the rate at which they happen. Moreover, it is wise to disable the interrupts when initializing the program and enable them afterwards. The interrupts can be an obstacle in speed when the main function has a large workload.

Don't discount timing problems. ModelSim is a good way to check for logic errors, but correct simulation results are just one part of the entire debugging process. Always assuming logic and calculations to be the main reason for bugs ended up being a wrong direction and wasted a lot of time. Learning the timings required by a certain peripherals was the key to getting the project to work properly.

Build and test incrementally. It is important to go forward with your plan step by step and test incrementally. When designing a new module, it may be beneficial to build a local project environment. Even you are confident with the quality of your design, there

are many unexpected scenario would happen. Within your own local simulation environment is much easier for you to localize the problem before and after integrating the component.

Don't use printf in interrupts. It is worth mentioning that the *printf* statement cannot be used in the interrupt handler because it occupies the JTAG to communicate with the console and may stop everything. Other unexpected problems tend to happen as well.

Pay attention to clock domains. Use one PLL to generate all clocks in your system. Use a FIFO to transfer between clock domains. Read and know the specifications for your component before you design. All these tips may save you a lot of trouble at the end of the day.

Responsibilities

Alden

Adapting algorithm for hardware Fixed point software versions Hardware acceleration Clock domain organization Memory module control VGA debugging

Eddy

High level system diagram
Remodeling state machine
VGA rastering and debugging
Group organization
System interconnection between components

Mingyun

All audio components Flash programming Integration of audio with software via interrupts

Weihow

Build system with SDRAM SRAM control for sky generation Keyboard integration

Yiming

Combinational logic for hardware acceleration Floor and texture generation modules

References

- [1] Lode Vandevenne, Lode's Computer Graphics Tutorial, 2007 http://lodev.org/cgtutor/raycasting.html>.
- [2] Brock J. LaMeres, Flash_Programming_the_Altera_DE2_Board, Montana State University, 2013.
- [3] Nios II Flash Programmer User Guide, Altera, Feb 2010.

Appendix

de2_ps2.vhd

```
______
______
-- Simple (receive-only) PS/2 controller for the Altera Avalon bus
-- Presents a two-word interface:
-- Byte 0: LSB is a status bit: 1 = data received, 0 = no new data
-- Byte 4: least significant byte is received data,
         reading it clears the input register
-- Make sure "Slave addressing" in the interfaces tab of SOPC Builder's
-- "New Component" dialog is set to "Register" mode.
-- From an original by Bert Cuzeau
-- (c) ALSE. http://www.alse-fr.com
-- Possible improvement : add TIMEOUT on PS2 Clk while shifting
-- Note: PS2 Data is resynchronized though this should not be
-- necessary (qualified by Fall Clk and does not change at that time).
-- Note the tricks to correctly interpret 'H' as '1' in RTL simulation.
library ieee;
use ieee.std logic 1164.all;
use ieee.numeric std.all;
entity PS2 Ctrl is
 port(
           : in std_logic; -- System Clock
   Clk
   Reset : in std_logic; -- System Reset
```

```
PS2 Clk : in std logic; -- Keyboard Clock Line
   PS2_Data : in std_logic; -- Keyboard Data Line
    DoRead : in std_logic; -- From outside when reading the scan
code
    Scan Err : out std logic; -- To outside : Parity or Overflow
    Scan DAV : out std logic; -- To outside when a scan code has
arrived
   Scan Code : out unsigned(7 downto 0) -- Eight bits Data Out
end PS2 Ctrl;
architecture rtl of PS2 Ctrl is
  signal PS2 Datr : std logic;
 subtype Filter t is unsigned(7 downto 0);
 signal Filter : Filter t;
  signal Fall Clk : std logic;
  signal Bit Cnt : unsigned (3 downto 0);
  signal Parity : std logic;
  signal Scan DAVi : std logic;
                 : unsigned(8 downto 0);
  signal S Reg
  signal PS2 Clk f : std logic;
  Type State t is (Idle, Shifting);
  signal State : State t;
begin
  Scan DAV <= Scan DAVi;</pre>
-- This filters digitally the raw clock signal coming from the keyboard
-- * Eight consecutive PS2 Clk=1 makes the filtered clock go high
-- * Eight consecutive PS2 Clk=0 makes the filtered clock go low
-- Implies a (FilterSize+1) x Tsys clock delay on Fall Clk wrt Data
-- Also in charge of the re-synchronization of PS2 Data
 process (Clk)
 begin
    if rising edge(Clk) then
      if Reset = '1' then
       PS2 Datr <= '0';
       PS2 Clk f <= '0';
       Filter <= (others => '0');
       Fall Clk <= '0';
      else
       PS2 Datr <= PS2 Data and PS2 Data; -- also turns 'H' into '1'
       Fall Clk <= '0';
       Filter <= (PS2 Clk and PS2 CLK) & Filter(Filter'high downto
1);
       if Filter = Filter t'(others=>'1') then
         PS2 Clk f <= '1';
        elsif Filter = Filter t'(others=>'0') then
```

```
PS2 Clk f <= '0';
          if \overline{PS2} \overline{Clk} f = '1' then
            Fall Clk <= '1';
          end if;
        end if;
      end if;
    end if;
 end process;
-- This simple State Machine reads in the Serial Data
-- coming from the PS/2 peripheral.
 process(Clk)
 begin
    if rising edge(Clk) then
      if Reset = '1' then
        State
                 <= Idle;
        Bit Cnt <= (others => '0');
        S Reg <= (others => '0');
        Scan Code <= (others => '0');
       Parity <= '0';
        Scan DAVi <= '0';
        Scan_Err <= '0';
      else
        if DoRead = '1' then
          Scan DAVi <= '0'; -- note: this assgnmnt can be overriden
        end if;
        case State is
          when Idle =>
            Parity <= '0';
            Bit Cnt <= (others => '0');
            -- note that we do not need to clear the Shift Register
            if Fall Clk='1' and PS2 Datr='0' then -- Start bit
              Scan Err <= '0';
              State <= Shifting;</pre>
            end if;
          when Shifting =>
            if Bit Cnt >= 9 then
              if Fall Clk = '1' then -- Stop Bit
                -- Error is (wrong Parity) or (Stop='0') or Overflow
                Scan Err <= (not Parity) or (not PS2 Datr) or
Scan DAVi;
                Scan Davi <= '1';</pre>
                Scan Code <= S Reg(7 downto 0);</pre>
                State <= Idle;
              end if;
            elsif Fall Clk = '1' then
              Bit Cnt <= Bit Cnt + 1;</pre>
              S Reg <= PS2 Datr & S Reg (S Reg'high downto 1); -- Shift
right
              Parity <= Parity xor PS2 Datr;
            end if;
```

```
when others => -- never reached
           State <= Idle;</pre>
       end case;
       --Scan Err <= '0'; -- to create a deliberate error
     end if;
   end if;
  end process;
end rtl;
_____
library ieee;
use ieee.std logic 1164.all;
use ieee.numeric std.all;
entity de2 ps2 is
 port (
          : in std_logic;
: in std_logic;
   clk
   reset
   address : in std_logic;
read : in std_logic;
   chipselect : in std_logic;
   readdata : out std_logic_vector(7 downto 0);
                  : in std_logic;
: in std_logic
   PS2 Clk
   PS2 Data
   );
end de2 ps2;
architecture rtl of de2 ps2 is
 signal DataAvailable : std logic ;
  signal DataAvailable_in : std_logic;
  signal reg : std_logic := '0';
  signal DoRead : std logic;
  type state type is (A, B, C, D, E);
  signal state : state_type := A;
signal inc : unsigned (7 downto 0) := "111111111";
begin
  U1: entity work.PS2 CTRL port map(
   Clk => clk,
Reset => reset,
   DoRead => DoRead,
```

```
PS2 Clk => PS2 Clk,
    PS2 Data => PS2 Data,
    Scan Code => Data in,
    Scan DAV => DataAvailable in );
  process (clk)
  begin
    if rising edge(clk) then
      DoRead <= read and chipselect and address;</pre>
            DataAvailable <= DataAvailable in;</pre>
            case state is
                         when A=>
                                Data <= Data_in;</pre>
                                if Data in = x"F0" and DataAvailable in =
'1' then
                                       state <= B;
                                else
                                       state <= A;
                                end if;
                                DataLock <= Data in;</pre>
                                reg <= '0';
                         when B=>
                                Data <= Data in;</pre>
                                if Data in = x"F0" and DataAvailable in =
'1' then
                                       state <= B;
                                else
                                      state <= C;
                                end if;
                                DataLock <= Data_in;</pre>
                                reg <= '0';
                         when C=>
                                Data <= Data in - 32;
                                --hold state if value doesn't change
                                if (DataAvailable in = '1') then
                                      req <= '1';
                                end if;
                                DataLock <= Data in;</pre>
                                -- if data hasn't become available or
data hasn't changed
                                if (DataLock = Data in or reg = '0') then
                                      state <= C;
                                else
                                      state <= A;
                                end if;
                         when others =>
                               state <= A;
            end case;
    end if;
  end process;
  process (Data, DataAvailable, address, chipselect)
  begin
```

```
if chipselect = '1' then
    if address = '1' then
        readdata <= std_logic_vector(Data);
    else
        readdata <= "0000000" & DataAvailable;
    end if;
    else
        readdata <= "00000000";
    end if;
    end process;</pre>
end rtl;
```

de2_sram_controller.vhd

```
______
library ieee;
use ieee.std logic 1164.all;
entity de2 sram controller is
 port (
   signal chipselect : in std logic;
   signal write, read : in std logic;
   signal address : in std logic vector(17 downto 0);
   signal readdata : out std logic vector(15 downto 0);
   signal writedata: in std logic vector(15 downto 0);
   signal byteenable : in std logic vector(1 downto 0);
   signal SRAM DQ : inout std logic vector(15 downto 0);
   signal SRAM_ADDR : out std_logic_vector(17 downto 0);
   signal SRAM UB N, SRAM LB N : out std logic;
   signal SRAM WE N, SRAM CE N : out std logic;
                           : out std logic
   signal SRAM OE N
   );
end de2 sram controller;
architecture dp of de2_sram_controller is
begin
  SRAM DQ <= writedata when write = '1'
           else (others => 'Z');
 readdata <= SRAM DQ;
 SRAM ADDR <= address;</pre>
 SRAM UB N <= not byteenable(1);</pre>
 SRAM LB N <= not byteenable(0);</pre>
 SRAM WE N <= not write;
 SRAM CE N <= not chipselect;</pre>
 SRAM OE N <= not read;</pre>
end dp;
```

```
library ieee;
use ieee.std logic 1164.all;
use ieee.numeric std.all;
entity de2 vga raster is
 port (
   reset : in std logic;
    clk : in std logic;
                                           -- Should be 25.125 MHz
      bool
               : in std logic;
   VGA CLK,
                                     -- Clock
                                     -- H SYNC
   VGA HS,
   VGA VS,
                                     -- V SYNC
   VGA BLANK,
                                     -- BLANK
      VGA BLANK SIG,
   VGA_SYNC : out std_logic;
                                        -- SYNC
                                     -- Red[9:0]
   VGA R,
                                     -- Green[9:0]
   VGA G,
               : out unsigned(9 downto 0); -- Blue[9:0]
   VGA B
       is Side
                  : in std logic;
-- line height : in unsigned (8 downto 0);
      Col_Color : in unsigned (23 downto 0);
       Flr Color : in unsigned (7 downto 0);
      Col_Color_sky : in unsigned (7 downto 0);
       Row Start : in unsigned (8 downto 0);
       Row_Mid : in unsigned (8 downto 0);
       Row End
                 : in unsigned (8 downto 0);
       texNum : in unsigned (3 downto 0);
texNum2 : in unsigned (3 downto 0);
       Cur Row : out unsigned(9 downto 0);
       Cur Col : out unsigned(9 downto 0)
    );
end de2 vga raster;
architecture rtl of de2 vga raster is
 -- Video parameters
  constant HTOTAL
                      : integer := 800;
 constant HTOTAL : integer := 800 constant HSYNC : integer := 96;
 constant HBACK PORCH : integer := 48;
  constant HACTIVE : integer := 640;
  constant HFRONT PORCH : integer := 16;
  constant VTOTAL
                       : integer := 525;
  constant VSYNC
                      : integer := 2;
```

```
constant VBACK PORCH : integer := 33;
  constant VACTIVE : integer := 480;
  constant VFRONT PORCH : integer := 10;
  constant TEXTURE HSTART : integer := 0;
  constant TEXTURE HEND : integer := 64;
  constant TEXTURE VSTART : integer := 0;
  constant TEXTURE VEND : integer := 64;
  -- Signals for the video controller
  signal Hcount: unsigned(9 downto 0); -- Horizontal position (0-800)
  signal Vcount : unsigned(9 downto 0); -- Vertical position (0-524)
  signal EndOfLine, EndOfField : std logic;
  signal write pixel :std logic;
  signal tex Col : unsigned(5 downto 0);
  signal col draw prev : std logic;
  signal col draw sky prev : std logic;
 signal vga hblank, vga hsync,
   vga vblank, vga vsync : std logic; -- Sync. signals
  signal Col Draw : std logic; -- Column Signals area
  signal Col Draw sky : std logic; -- Column Signals area
  signal R, G, B : unsigned(9 downto 0);
  --signal R sky, G sky, B sky : unsigned(9 downto 0);
  signal ROM OUT : unsigned(7 downto 0);
  signal
             Cur Row local : unsigned(9 downto 0);
  signal Texture h, Texture v, Texture : std logic; -- texture area
 signal Floor Draw : std logic;
  --signal Rf, Gf, Bf : unsigned(9 downto 0);
begin
 -- Horizontal and vertical counters
 HCounter : process (clk)
 begin
    if rising edge(clk) then
     if reset = '1' then
       Hcount <= (others => '0');
     elsif EndOfLine = '1' then
       Hcount <= (others => '0');
     else
       Hcount <= Hcount + 1;</pre>
     end if;
    end if;
  end process HCounter;
 EndOfLine <= '1' when Hcount = HTOTAL - 1 else '0';</pre>
 VCounter: process (clk)
 begin
```

```
if rising edge(clk) then
    if reset = '1' then
      Vcount <= (others => '0');
    elsif EndOfLine = '1' then
      if EndOfField = '1' then
        Vcount <= (others => '0');
      else
        Vcount <= Vcount + 1;</pre>
      end if;
    end if;
  end if;
end process VCounter;
EndOfField <= '1' when Vcount = VTOTAL - 1 else '0';</pre>
-- State machines to generate HSYNC, VSYNC, HBLANK, and VBLANK
HSyncGen : process (clk)
begin
  if rising edge(clk) then
    if reset = '1' or EndOfLine = '1' then
      vga hsync <= '1';</pre>
    elsif Hcount = HSYNC - 1 then
      vga hsync <= '0';</pre>
    end if;
  end if;
end process HSyncGen;
HBlankGen : process (clk)
begin
  if rising_edge(clk) then
    if reset = '1' then
      vga hblank <= '1';
    elsif Hcount = HSYNC + HBACK PORCH then
      vga hblank <= '0';</pre>
    elsif Hcount = HSYNC + HBACK PORCH + HACTIVE then
      vga hblank <= '1';
    end if;
  end if;
end process HBlankGen;
VSyncGen : process (clk)
begin
  if rising edge(clk) then
    if reset = '1' then
      vga vsync <= '1';</pre>
    elsif EndOfLine ='1' then
      if EndOfField = '1' then
        vga_vsync <= '1';</pre>
      elsif Vcount = VSYNC - 1 then
        vga_vsync <= '0';</pre>
      end if;
    end if;
  end if;
end process VSyncGen;
VBlankGen : process (clk)
```

```
begin
    if rising edge(clk) then
      if reset = '1' then
        vga vblank <= '1';</pre>
      elsif EndOfLine = '1' then
        if Vcount = VSYNC + VBACK PORCH - 1 then
          vga vblank <= '0';</pre>
        elsif Vcount = VSYNC + VBACK PORCH + VACTIVE - 1 then
          vga vblank <= '1';</pre>
        end if;
      end if;
    end if;
  end process VBlankGen;
  -- Rectangle generator
 ColumnHGen : process (clk)
 begin
    if rising edge(clk) then
       if reset = '1' or Hcount = HSYNC + HBACK PORCH +
RECTANGLE HSTART then
          rectangle h <= '1';</pre>
        elsif Hcount = HSYNC + HBACK PORCH + RECTANGLE_HEND then
          rectangle h <= '0';
        end if;
            if Hcount - HSYNC - HBACK PORCH < 640 then
                  Cur Col <= Hcount - HSYNC - HBACK PORCH;
                  tex Col <= Hcount(5 downto 0) - HSYNC - HBACK PORCH;
            else
                  Cur Col <= (others => '0');
                  tex_Col <= (others => '0');
            end if;
    end if;
  end process ColumnHGen;
 CurRowGen : process (clk)
 begin
    if rising edge(clk) then
            if Vcount - VSYNC - VBACK PORCH -1 < 480 then
                  Cur Row <= Vcount - VSYNC - VBACK PORCH - 1;
                  Cur Row local <= Vcount - VSYNC - VBACK PORCH - 1;
            else
                  Cur Row <= (others => '0');
                  Cur Row local <= (others => '0');
            end if;
    end if;
  end process CurRowGen;
  ColumnVGen : process (clk)
 begin
    if rising edge(clk) then
            --col draw prev <= col draw;
      if reset = '1' then
                  Col Draw <= '0';
            elsif (Cur Row local > Row Start or Cur Row local >
Row Mid) then
                  Col Draw <= '1';
```

```
if (Cur Row local >= Row End) then
                        Floor Draw <= '1';
                  else
                        Floor Draw <= '0';
                  end if;
            else
                  Col Draw <= '0';
      end if;
    end if;
  end process ColumnVGen;
  ColumnVGen sky : process (clk)
 begin
    if rising edge(clk) then
            --col draw sky prev <= col draw sky;
      if reset = \overline{11} then
                  Col Draw sky <= '0';
            elsif (Cur Row local <= Row Start and Cur Row local <=
Row Mid) then
                  Col Draw sky <= '1';
            else
                  Col Draw sky <= '0';
      end if;
    end if;
  end process ColumnVGen sky;
   FloorVGen : process (clk)
-- begin
      if rising edge(clk) then
        if reset = '1' then
                  Floor_Draw <= '0';</pre>
            elsif (Cur Row local >= Row End) then
___
                  Floor Draw <= '1';
            else
                  Floor Draw <= '0';
            end if;
    end if;
-- end process FloorVGen;
 ColorGen: process(Col Color, Col Color sky, col draw sky, col draw,
is Side, bool, texNum, texNum2)
 variable R temp : unsigned (9 downto 0);
 variable G temp: unsigned (9 downto 0);
 variable B temp : unsigned (9 downto 0);
 variable R sky : unsigned (9 downto 0);
 variable G sky : unsigned (9 downto 0);
 variable B_sky : unsigned (9 downto 0);
 begin
              R temp := Col Color(7 downto 5) & Col Color(7 downto 5) &
Col Color(7 downto 5) & Col Color(7);
         G temp := Col Color(4 downto 2) & Col Color(4 downto 2) &
Col Color(4 downto 2) & Col Color(4);
          B temp := Col Color(1 downto 0) & Col Color(1 downto 0) &
Col Color(1 downto 0) & Col Color(1 downto 0) & Col Color(1 downto 0);
```

```
R sky := Col Color sky(7 downto 5) & Col Color sky(7
downto 5) & Col_Color_sky(7 downto 5) & Col_Color_sky(7);
          G sky := Col Color sky (4 downto <math>\overline{2}) \& Col Color sky (4 downto \overline{2})
2) & Col Color sky(4 downto 2) & Col Color sky(4);
          B sky := Col Color sky(1 downto 0) & Col Color sky(1 downto
0) & Col Color sky(1 downto 0) & Col Color sky(1 downto 0) &
Col Color sky(1 downto 0);
             R_sky := Col_Color_sky(7 downto 0) & "00";
       G_sky := Col_Color_sky(7 downto 0) & "00";
             B sky := Col Color sky (7 \text{ downto } 0) \& "00";
               R temp := Col Color(23 downto 16) & "00";
        G temp := Col Color(15 downto 8) & "00";
        B temp := Col Color(7 downto 0) & "00";
            if (Col Draw sky = '1' or (bool = '1' and texNum = x"4") or
(bool = '0' and texNum2 = x"4") ) then
                   R \ll R sky;
                   G \le G \operatorname{sky};
                   B \le B sky;
            elsif (col draw = '1') then
                   if (is Side = '0') then
                         R \le R \text{ temp};
                         G <= G temp;
                         B \le B temp;
                   else
                         R <= (R_temp srl 1);</pre>
                         G <= (G_temp srl 1);</pre>
                         B <= (B temp srl 1);</pre>
                   end if;
            else
                   R <= "000000000";
                   G <= "000000000";
                   B <= "000000000";
            end if;
  end process ColorGen;
      BlankGen : process(vga hblank, vga vblank)
      begin
            if (vga hblank = '0' and vga vblank = '0') then
                   write pixel <= '1';</pre>
            else
                   write pixel <= '0';</pre>
            end if;
      end process BlankGen;
-- ColorGen sky : process(Col Color sky)
-- begin
               R sky <= Col Color sky (7 downto 5) & Col Color sky (7
downto 5) & Col Color sky(7 downto 5) & Col Color sky(7);
          G sky <= Col Color sky(4 downto 2) & Col Color sky(4 downto
2) & Col Color sky(4 downto 2) & Col Color sky(4);
```

```
B sky <= Col Color sky(1 downto 0) & Col Color sky(1 downto
0) & Col Color sky(1 downto 0) & Col Color sky(1 downto 0) &
Col Color sky(1 downto 0);
-- end process ColorGen sky;
     FloorGen : process(Flr Color)
-- begin
            Rf <= Flr Color(7 downto 5) & Flr Color(7 downto 5) &
Flr Color(7 downto 5) & Flr Color(7);
-- Gf <= Flr_Color(4 downto 2) & Flr_Color(4 downto 2) &
Flr Color(4 downto 2) & Flr Color(4);
-- Bf <= Flr Color(1 downto 0) & Flr Color(1 downto 0) &
Flr Color(1 downto 0) & Flr Color(1 downto 0) & Flr Color(1 downto 0);
     end process FloorGen;
 -- Registered video signals going to the video DAC
 VideoOut: process (clk, reset)
 begin
   if reset = '1' then
     VGA R <= "000000000";
     VGA G <= "0000000000";
     VGA B <= "0000000000";
   elsif clk'event and clk = '1' then
           if write pixel = '1' then
                 VGA R <= R;
                 VGA G <= G;
                VGA B <= B;
           else
                 VGA R <= "000000000";
                 VGA G <= "000000000";
                 VGA B <= "000000000";
           end if;
   end if;
 end process VideoOut;
 VGA CLK <= clk;
 VGA HS <= not vga hsync;
 VGA VS <= not vga_vsync;</pre>
 VGA SYNC <= '0';
 VGA BLANK <= not (vga hsync or vga vsync);
 VGA BLANK SIG <= vga vblank;
end rtl;
______
```

de2 wm8731 audio.vhd

```
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
entity de2_wm8731_audio is
port (
```

```
clk: in std logic; -- Audio CODEC Chip Clock AUD XCK (18.43
MHz)
    reset n : in std logic;
    test mode : in std logic;
                                     -- Audio CODEC controller test
    audio request : out std logic; -- Audio controller request new
data
    data : in unsigned(15 downto 0);
    -- Audio interface signals
    AUD_ADCLRCK : out std_logic; -- Audio CODEC ADC LR Clock AUD_ADCDAT : in std_logic; -- Audio CODEC ADC Data AUD_DACLRCK : out std_logic; -- Audio CODEC DAC LR Clock
    AUD_DACDAT : out std logic; -- Audio CODEC DAC Data
    AUD BCLK : inout std logic -- Audio CODEC Bit-Stream Clock
end de2 wm8731 audio;
architecture rtl of de2 wm8731 audio is
    signal lrck : std logic;
    signal bclk : std logic;
    signal xck : std_logic;
    signal lrck divider : unsigned(11 downto 0);
    signal bclk divider : unsigned(7 downto 0);
    signal set bclk : std logic;
    signal set lrck : std logic;
    signal clr_bclk : std_logic;
    signal lrck_lat : std_logic;
    signal shift out : unsigned(15 downto 0);
    signal sin out : unsigned(15 downto 0);
    signal sin counter : unsigned(5 downto 0);
begin
    -- LRCK divider
    -- Audio chip main clock is 18.432MHz / Sample rate 48KHz
    -- Divider is 18.432 \text{ MHz} / 48 \text{KHz} = 192 (X"CO")
    -- Left justify mode set by I2C controller
  process (clk)
  begin
    if rising edge(clk) then
      if reset n = '0' then
        lrck divider <= (others => '0');
      elsif \frac{1}{1}rck divider = X"1A1" then
                                                -- "C0" minus 1
        lrck divider <= X"000";</pre>
        lrck divider <= lrck divider + 1;</pre>
      end if;
    end if;
  end process;
```

```
process (clk)
begin
  if rising edge(clk) then
    if reset n = '0' then
      bclk divider <= (others => '0');
    elsif bclk divider = X"1A" or set lrck = '1' then
      bclk divider <= X"00";</pre>
    else
      bclk divider <= bclk divider + 1;
    end if;
  end if;
end process;
set lrck <= '1' when lrck divider = X"1A1" else '0';</pre>
process (clk)
begin
  if rising edge(clk) then
    if reset n = '0' then
      lrck <= '0';
    elsif set lrck = '1' then
      lrck <= not lrck;</pre>
    end if;
  end if;
end process;
-- BCLK divider
set bclk <= '1' when bclk divider(7 downto 0) = "00001100" else '0';
clr bclk <= '1' when bclk divider(7 downto 0) = "00011001" else '0';
process (clk)
begin
  if rising edge(clk) then
    if reset n = '0' then
      bclk <= '0';
    elsif set lrck = '1' or clr bclk = '1' then
      bclk <= '0';
    elsif set bclk = '1' then
      bclk <= '1';
    end if;
  end if;
end process;
-- Audio data shift output
process (clk)
begin
  if rising edge(clk) then
    if reset n = '0' then
      shift_out <= (others => '0');
    elsif set lrck = '1' then
      if test_mode = '1' then
        shift out <= sin out;</pre>
      else
        shift out <= data;</pre>
      end if;
    elsif clr bclk = '1' then
      shift out <= shift out (14 downto 0) & '0';</pre>
```

```
end if;
  end if;
end process;
  -- Audio outputs
 AUD ADCLRCK <= lrck;
 AUD DACLRCK <= lrck;
 AUD DACDAT <= shift out(15);
 AUD BCLK
              <= bclk;
  -- Self test with Sin wave
 process(clk)
 begin
    if rising edge(clk) then
      if reset n = '0' then
          sin counter <= (others => '0');
      elsif lrck lat = '1' and lrck = '0' then
        if sin counter = "101111" then
          sin_counter <= "000000";</pre>
        else
          sin counter <= sin counter + 1;</pre>
        end if;
      end if;
    end if;
  end process;
 process(clk)
 begin
    if rising_edge(clk) then
      lrck lat <= lrck;</pre>
    end if;
  end process;
  process (clk)
 begin
    if rising edge(clk) then
      if lrck_lat = '1' and lrck = '0' then
        audio request <= '1';</pre>
      else
        audio request <= '0';</pre>
      end if;
    end if;
  end process;
with sin counter select sin out <=
 X"0000" when "000000",
 X"10b4" when "000001",
 X"2120" when "000010",
 X"30fb" when "000011",
 X"3fff" when "000100",
 X"4deb" when "000101",
 X"5a81" when "000110",
 X"658b" when "000111",
 X"6ed9" when "001000",
 X"7640" when "001001",
```

```
X"7ba2" when "001010",
    X"7ee6" when "001011".
    X"7fff" when "001100",
    X"7ee6" when "001101",
    X"7ba2" when "001110",
    X"7640" when "001111",
    X"6ed9" when "010000",
    X"658b" when "010001",
    X"5a81" when "010010",
    X"4deb" when "010011",
    X"3fff" when "010100",
    X"30fb" when "010101",
    X"2120" when "010110",
    X"10b4" when "010111",
   X"0000" when "011000",
    X"ef4b" when "011001",
    X"dee0" when "011010",
    X"cf05" when "011011",
    X"c001" when "011100",
    X"b215" when "011101",
    X"a57e" when "011110",
   X"9a74" when "011111",
    X"9127" when "100000",
    X"89bf" when "100001",
    X"845d" when "100010",
    X"8119" when "100011",
    X"8000" when "100100",
   X"8119" when "100101",
   X"845d" when "100110",
    X"89bf" when "100111",
    X"9127" when "101000",
   X"9a74" when "101001",
    X"a57e" when "101010",
    X"b215" when "101011",
   X"c000" when "101100",
   X"cf05" when "101101",
   X"dee0" when "101110",
    X"ef4b" when "101111",
    X"0000" when others;
end architecture;
```

floorMod.vhd

```
tmpPosX
                                    : in unsigned (17 downto 0);
                                    : in unsigned (17 downto 0);
                  tmpPosY
                  invDistWall : in unsigned (11 downto 0);
                                          : in unsigned (8 downto 0);
                  textureIndexOut: out unsigned (11 downto 0)
);
end floorMod;
architecture imp of floorMod is
signal y local : unsigned (8 downto 0);
type rom type is array(0 to 239) of unsigned (15 downto 0);
constant DIVTABLE: rom type := (
      x"1000",x"1011",x"1022",x"1033",x"1045",x"1057",x"1069",x"107b",x
"108d",x"109f",x"10b2",x"10c4",x"10d7",x"10ea",x"10fd",x"1111",x"1124",
x"1138",x"114c",x"1160",x"1174",x"1188",x"119d",x"11b2",x"11c7",x"11dc"
x"11f1",x"1207",x"121c",x"1232",x"1249",x"125f",x"1276",x"128c",x"12a4
",x"12bb",x"12d2",x"12ea",x"1302",x"131a",x"1333",x"134b",x"1364",x"137
e",x"1397",x"13b1",x"13cb",x"13e5",x"1400",x"141a",x"1435",x"1451",x"14
6c", x"1488", x"14a5", x"14c1", x"14de", x"14fb", x"1519", x"1537", x"1555", x"1
573",x"1592",x"15b1",x"15d1",x"15f1",x"1611",x"1632",x"1653",x"1674",x"
1696",x"16b8",x"16db",x"16fe",x"1721",x"1745",x"176a",x"178e",x"17b4",x
"17d9",x"1800",x"1826",x"184d",x"1875",x"189d",x"18c6",x"18ef",x"1919",
x"1943",x"196e",x"1999",x"19c5",x"19f2",x"1a1f",x"1a4d",x"1a7b",x"1aaa"
x"1ada",x"1b0a",x"1b3b",x"1b6d",x"1ba0",x"1bd3",x"1c07",x"1c3c",x"1c71
",x"1ca8",x"1cdf",x"1d17",x"1d50",x"1d89",x"1dc4",x"1e00",x"1e3c",x"1e7
9",x"1eb8",x"1ef7",x"1f38",x"1f79",x"1fbc",x"2000",x"2044",x"208a",x"20
d2",x"211a",x"2164",x"21af",x"21fb",x"2249",x"2298",x"22e8",x"233a",x"2
38e",x"23e3",x"2439",x"2492",x"24ec",x"2548",x"25a5",x"2605",x"2666",x"
26c9",x"272f",x"2796",x"2800",x"286b",x"28d9",x"294a",x"29bd",x"2a32",x
"2aaa",x"2b25",x"2ba2",x"2c23",x"2ca6",x"2d2d",x"2db6",x"2e43",x"2ed4",
x"2f68",x"3000",x"309b",x"313b",x"31de",x"3286",x"3333",x"33e4",x"349a"
,x"3555",x"3615",x"36db",x"37a6",x"3878",x"3950",x"3a2e",x"3b13",x"3c00
",x"3cf3",x"3def",x"3ef3",x"4000",x"4115",x"4234",x"435e",x"4492",x"45d
1",x"471c",x"4873",x"49d8",x"4b4b",x"4ccc",x"4e5e",x"5000",x"51b3",x"53
7a",x"5555",x"5745",x"594d",x"5b6d",x"5da8",x"6000",x"6276",x"650d",x"6
7c8",x"6aaa",x"6db6",x"70f0",x"745d",x"7800",x"7bde",x"8000",x"8469",x"
8924",x"8e38",x"93b1",x"9999",x"a000",x"a6f4",x"ae8b",x"b6db",x"c000",x
"ca1a",x"d555",x"e1e1",x"f000",x"0000",x"1249",x"2762",x"4000",x"5d17",
x"8000",x"aaaa",x"e000",x"2492",x"8000",x"0000",x"c000",x"0000",x"8000"
,x"0000"
);
begin
      process (floorX, floorY, tmpPosX, tmpPosY, invDistWall, y local)
      variable currentDist : unsigned (15 downto 0);
      variable weight: unsigned (27 downto 0);
      variable tmp : unsigned (12 downto 0);
      variable currentFloorX : unsigned (30 downto 0);
      variable currentFloorY : unsigned (30 downto 0);
      variable floorTexX : unsigned (5 downto 0);
      variable floorTexY : unsigned (5 downto 0);
```

```
begin
           currentDist := DIVTABLE(to integer(480 - y local));
           weight := currentDist * invDistWall;
           tmp := "100000000000" - weight(23 downto 12);
           currentFloorX := (weight(23 downto 12) * floorX + tmp *
tmpPosX);
           currentFloorY := (weight(23 downto 12) * floorY + tmp *
tmpPosY);
           floorTexX := currentFloorX(23 downto 18);
           floorTexY := currentFloorY(23 downto 18);
           textureIndexOut <= x"000";</pre>
           textureIndexOut <= (floorTexY & floorTexX);</pre>
     end process;
     process(clk)
     begin
           if (rising edge(clk)) then
                y local <= y;
           end if;
     end process;
end imp;
______
```

framerate_calc.vhd

```
______
-- Frame Rate Calculation
-- Edward Garcia
-- ewg2115@columbia.edu
______
library ieee;
use ieee.std logic 1164.all;
use ieee.numeric std.all;
entity framerate calc is
 port (
            : in std logic;
                                   -- Should be 50
   clk
MHz
    wr addr : in unsigned (9 downto 0);
    frame rate : out unsigned (7 downto 0)
  );
end framerate calc;
```

```
architecture rtl of framerate calc is
   constant CLOCK 1 SECOND : integer := 50000000; -- 50MHz
      constant MAX COLUMN
                                    : integer := 640;
  -- Signals for the video controller
  signal frame count : unsigned(7 downto 0) := "00000000"; --
Horizontal position (0-800)
   signal clk count : unsigned(25 downto 0) := (others => '0'); --
Vertical position (0-524)
      signal prev_wr_addr : unsigned(9 downto 0) := "0000000000";
      type states is (A, B, B2, C);
      signal state : states := A;
begin
  frame counter: process (clk, wr addr)
  begin
  if rising edge(clk) then
            clk count <= clk count + 1;</pre>
            prev_wr_addr <= wr_addr;</pre>
            case state is
                  when A =>
                        if clk count = CLOCK 1 SECOND then
                               state <= B;
                         elsif wr addr = MAX COLUMN -1 then
                              state <= C;
                         else
                              state <= A;
                         end if;
                  when B \Rightarrow
                        frame rate <= frame count;</pre>
                         clk count <= (others => '0');
                         state <= B2;
                  when B2 =>
                        frame count <= (others => '0');
                         state <= A;
                  when C =>
                         if wr addr = MAX COLUMN -1 then
                               state <= C;</pre>
                               frame count <= frame count + 1;</pre>
                               state <= A;
                         end if;
                  when others =>
                        state <= A;
                  end case;
            end if;
  end process frame counter;
```

memcustom.vhd

```
______
library ieee;
use ieee.std logic 1164.all;
use ieee.numeric std.all;
entity memcustom is
     port
           clock
                   : in std logic := '1';
                     : in std logic vector (255 downto 0);
           rdaddress
                            : in unsigned(9 downto 0);
           --wraddress : in unsigned(9 downto 0);
                            : in std logic := '0';
           rd req : in std logic := \overline{0}';
           --VGA BLANK : in std logic := '0';
           row in : in unsigned (9 downto 0);
           row out : out unsigned (9 downto 0);
                       : out std logic vector(255 downto 0)
     );
end memcustom;
architecture rtl of memcustom is
signal toggle : std logic := '1';
signal blank prev : std logic := '0';
signal wren : std_logic := '0';
signal wraddress : unsigned(9 downto 0);
signal address 1 a : std logic vector (8 downto 0);
signal address 1 b : std logic vector (6 downto 0);
signal address_2_a : std_logic_vector (8 downto 0);
signal address_2_b : std_logic_vector (6 downto 0);
signal address_patch_1 : std_logic_vector (5 downto 0);
signal address patch 2 : std logic vector (5 downto 0);
signal data 1 a : std logic vector (255 downto 0);
signal data 1 b : std logic vector (255 downto 0);
signal data 2 a : std logic vector (255 downto 0);
signal data_2_b : std_logic_vector (255 downto 0);
signal data patch 1 : std logic vector (255 downto 0);
signal data patch 2: std logic vector (255 downto 0);
signal q 1 a : std logic vector (255 downto 0);
signal q 1 b : std logic vector (255 downto 0);
signal q 2 a : std logic vector (255 downto 0);
signal q_2_b : std_logic_vector (255 downto 0);
signal q patch 1 : std logic vector (255 downto 0);
signal q patch 2 : std logic vector (255 downto 0);
```

```
signal wren 1 a : std logic;
signal wren_1_b : std_logic;
signal wren_2_a : std_logic;
signal wren 2 b : std logic;
signal wren patch 1 : std logic;
signal wren patch 2 : std logic;
type read codes is (A, B, C, D, E, F);
signal read_code : read_codes;
begin
  M0: entity work.mem_custom_2_a port map (
            address => address_1_a,
clock => clock,
            data => data_1_a,
            wren => wren_1_a,
            q \Rightarrow q 1 a
  );
  M1: entity work.mem custom 2 b port map (
            address => address_1_b,
clock => clock,
            data => data 1 b,
            wren => wren 1 b,
            q \Rightarrow q 1 b
  );
  M3: entity work.mem_custom_2_a port map (
                    => address_2_a,
            address
            clock
                       => clock,
            data => data 2 a,
            wren => wren 2 a,
                =>
                        q 2 a
  );
  M4: entity work.mem custom 2 b port map (
            address
                              => address 2 b,
                      => clock,
            clock
                      => data_2_b,
            data
                       => wren 2 b,
            wren
                        => q 2 b
      );
      M5: entity work.mem_patch_2 port map(
            address
                              => address patch 1,
                      => clock,
            clock
                      => data patch 1,
            data
            wren
                       => wren patch 1,
                       => q patch 1
  );
```

```
M6: entity work.mem patch 2 port map(
             address
                         => address patch 2,
                        => clock,
             clock
             data => data patch 2,
             wren => wren patch 2,
                         => q patch 2
  );
process (clock)
begin
if (rising edge(clock)) then
        --data(242) is VGA BLANK from FSM through FIFO
       --blank prev <= data(242);
       if wren = '1' and data(242) = '1' then
             toggle <= not toggle;</pre>
      end if;
       --read code
             --00 = 1 a
             --01 = 1 b
             --10 = 2 a
             --11 = 2 b
      case read code is
___
             when A \Rightarrow q \leq q_1_a;
             when B \Rightarrow q \leq q_1_b;
             when C => q \le q_2_a;
when D => q \le q_2_b;
--
      when E => q \le q_{patch_1};
when F => q \le q_{patch_2};
             when others \Rightarrow q <= (others \Rightarrow '0');
--
      end case;
      row out <= row in;
       if (rd req = '1') then
             wren <= '1';
       else
             wren <= '0';
       end if;
       if (toggle = '1') then
             if (rdaddress < "0111110000") then
                    read code <= C;</pre>
             elsif (rdaddress \geq= "1000010000") then
                    read_code <= D;</pre>
             else
                    read code <= F;</pre>
             end if;
       else
             if (rdaddress < "0111110000") then
                    read code <= A;
             elsif (rdaddress \geq= "1000010000") then
                    read code <= B;</pre>
             else
```

```
read code <= E;</pre>
             end if;
      end if;
end if;
end process;
-- MUX for address inputs and writes
process (data)
begin
      wraddress <= unsigned(data(241 downto 232));</pre>
end process;
process(toggle, wren, wraddress, rdaddress, data)
begin
      data 1 a <= data;</pre>
      data 1 b <= data;
      data 2 a <= data;
      data 2 b <= data;
      data_patch_1 <= data;</pre>
      data patch 2 <= data;</pre>
      if (toggle = '1') then
             if (wren = '1') then
                    if (wraddress < "0111111110") then
                          wren_1_a <= '1';
wren_1_b <= '0';
                    elsif (wraddress \geq= "1000000010") then
                          wren 1 a <= '0';
                          wren 1 b <= '1';
                    else
                          wren 1 a <= '0';
                          wren 1 b <= '0';
                    end if;
                    if (wraddress \geq= "0111100010" and wraddress \leq
"1000011110" ) then
                          wren patch 1 <= '1';
                    else
                          wren patch 1 <= '0';
                    end if;
             else
                   wren_1_a <= '0';
                   wren 1 b <= '0';
                   wren patch 1 <= '0';
             end if;
             wren 2 a <= '0';
             wren 2 b <= '0';
             wren patch 2 <= '0';
```

```
address 1 a <= std logic vector (wraddress(8 downto 0));</pre>
             address_1_b <= std_logic vector (wraddress(6 downto 0));</pre>
             address patch 1 <= std logic vector (wraddress(5 downto</pre>
0));
             address 2 a <= std logic vector(rdaddress(8 downto 0));</pre>
             address 2 b <= std logic vector (rdaddress(6 downto 0));</pre>
             address patch 2 <= std logic vector (rdaddress(5 downto</pre>
0));
      else
             if (wren = '1') then
                   if (wraddress < "0111111110") then
                          wren 2 a <= '1';
                          wren 2 b <= '0';
                   elsif (wraddress \geq= "1000000010") then
                          wren 2 a <= '0';
                          wren 2 b <= '1';
                          wren 2 a <= '0';
                          wren 2 b <= '0';
                   end if;
                   if (wraddress \geq= "0111100010" and wraddress \leq
"1000011110" ) then
                          wren patch 2 <= '1';
                   else
                          wren patch 2 <= '0';
                   end if;
             else
                   wren 2 a <= '0';
                   wren 2 b <= '0';
                   wren patch 2 <= '0';
             end if;
             wren 1 a <= '0';
             wren 1 b <= '0';
             wren patch 1 <= '0';
             address 2 a <= std logic vector(wraddress(8 downto 0));</pre>
             address 2 b <= std logic vector(wraddress(6 downto 0));</pre>
             address patch 2 <= std logic vector(wraddress(5 downto 0));</pre>
             address 1 a <= std logic vector(rdaddress(8 downto 0));</pre>
             address 1 b <= std logic vector(rdaddress(6 downto 0));</pre>
             address patch 1 <= std logic vector(rdaddress(5 downto 0));</pre>
      end if;
end process;
-- MUX for output read
process (read code, q 1 a, q 1 b, q 2 a, q 2 b, q patch 1, q patch 2)
begin
```

niosInterface.vhd

```
______
library ieee;
use ieee.std logic 1164.all;
use ieee.numeric std.all;
entity niosInterface is
 port (
   clk : in std_logic;
reset_n : in std_logic;
   read : in std_logic; write : in std_logic;
   chipselect : in std logic;
   address : in std_logic_vector(4 downto 0);
   readdata : out std logic vector(31 downto 0);
   writedata : in std logic vector(31 downto 0);
   hardware data : in std logic vector(31 downto 0);
              : out std logic;
   ctrl
             : out std logic vector(255 downto 0)
   nios data
   );
end niosInterface;
architecture rtl of niosInterface is
signal control store : std logic := '0';
begin
 process (clk)
 begin
   if rising_edge(clk) then
     ctrl <= control store;</pre>
     if reset_n = '0' then
```

```
readdata <= (others => '0');
     control store <= '0';</pre>
      else
       if chipselect = '1' then
                       if read = '1' then
                            readdata <= hardware data;
                       elsif write = '1' then
                                   case address is
                                         when "00000" =>
                                              control store <=</pre>
writedata(0);
                                         when "00001" =>
                                              nios data(31 downto 0)
<= (writedata (31 downto 0));
                                         when "00010" =>
                                              nios data(63 downto 32)
<= (writedata (31 downto 0));
                                         when "00011" =>
                                              nios data (95 downto 64)
<= (writedata (31 downto 0));
                                        when "00100" =>
                                              nios data(127 downto
96) <= (writedata (31 downto 0));
                                         when "00101" =>
                                              nios data(159 downto
128) <= (writedata (31 downto 0));
                                         when "00110" =>
                                              nios data(191 downto
160) <= (writedata (31 downto 0));
                                         when "00111" =>
                                              nios_data(223 downto
192) <= (writedata (31 downto 0));
                                         when "01000" =>
                                              nios data(255 downto
224) <= (writedata (31 downto 0));
                                        when others =>
                                              control store <= '0';</pre>
                                   end case;
                       end if;
                 end if;
           end if;
      end if;
  end process;
end rtl;
______
```

ray_FSM.vhd

```
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
entity ray FSM is
```

	port (clk	: in std_logic control		in std logic;
				in std logic;
				in std logic;
		posX	:	in unsigned(31 downto
0);		posY	:	in unsigned (31 downto
0);		countstep	:	in unsigned (31 downto
0);		colAddrIn	:	in unsigned (9 downto
0);		rayDirX	:	in signed (31 downto
0);		rayDirY	:	in signed (31 downto
0);		tmpPosXout	:	out unsigned (31 downto
0);		tmpPosYout	:	out unsigned (31 downto
○		isSide	:	out std logic;
		isSide2		out std_logic;
		bool		out std_logic;
0);		texNum	:	out unsigned (3 downto
0);		texNum2	:	out unsigned (3 downto
0);		texX	:	out unsigned (31 downto
0);		texX2	:	out unsigned (31 downto
0);		floorX	:	out unsigned (31 downto
0);		floorY		out unsigned (31 downto
0);		countout		out unsigned (31 downto
0);		countout2		out unsigned (31 downto
0);				out unsigned (31 downto
0);		invline		out unsigned (31 downto
0);		invline2		out unsigned (31 downto
0);		invdist out		out unsigned (31 downto out unsigned (31 downto
0);		drawStart		out unsigned (31 downto
0);		drawMid		out unsigned (31 downto
0);		drawEnd		out unsigned (31 downto
0);				
0);		colAddrOut	:	out unsigned (9 downto

```
: out std logic vector
                                                                                                                  state out
 (11 downto 0);
                                                                                                                  WE
                                                                                                                                                                               : out std logic;
                                                                                                                  VGA BLANK OUT
                                                                                                                                                                            : out std_logic;
                                                                                                                  ready
                                                                                                                                                                              : out std logic
);
end ray FSM;
architecture imp of ray FSM is
type rom type is array(0 to 1023) of unsigned (3 downto 0);
constant MAP ROM: rom type := (
",x"7",x"0",x"2",x"5",x"2",x"6",x"2",x"5",x"2",x"0",x"6",x"0",x"0",x"0"
, x"0", x"0", x"0", x"0", x"0", x"0", x"0", x"9", x"9", x"2", x"3", x"3", x"0", x "0", x 
x"0", x"0", x"8", x"8", x"4", x"0", x"0"
,x"9",x"2",x"3",x"3",x"0",x"0",x"0",x"0",x"0",x"8",x"8",x"4",x"0",x"0",
",x"0",x"5",x"0",x"0",x"0",x"0",x"9",x"9",x"8",x"8",x"8",x"8",x"0",x"8",x"8"
"7",x"0",x"7",x"7",x"7",x"7",x"0",x"8",x"0",x"8",x"0",x"8",x"0",x"8",x"
",x"9",x"7",x"0",x"0",x"0",x"0",x"0",x"0",x"7",x"8",x"0",x"8",x"0",x"8"
, x"0", x"8", x"8", x"6", x"0", x "0", x"0", x "0", x "
"6", x"4", x"6", x"0", x"6", x"6", x"0", x
,x"0",x"0",x"0",x"9",x"9",x"6",x"2",x"2",x"0",x"2",x"2",x"2",x"2",x"4",
x"6",x"4",x"0",x"0",x"6",x"0",x"6",x"3",x"0",x"0",x"0",x"0",x"0",x"0",x
0", x"2", x"2", x"4", x"0", x"0", x"0", x"0", x"0", x"0", x"0", x"4", x"3", x"0", 
,x"0",x"0",x"0",x"0",x"0",x"2",x"4",x"0",x"0",x"0",x"0",x"0",x"0",x"4",
"9",x"9",x"7",x"0",x"0",x"0",x"0",x"0",x"0",x"1",x"4",x"4",x"4",x"4",x"
, x"2", x"0", x"2", x"2", x"2", x"6", x"6", x"0", x"0", x"5", x"0", x"5", x"0", x "0", x
```

x"9", x"9", x"7", x"0", x"0", x"0", x"0", x"0", x"0", x"0", x"3", x"4", x"2", x"1", x"1"x"7",x"2",x"2",x"2",x"0",x"7",x"0",x"8",x"8",x"0",x"5",x"0",x"4",x"0",x x"8", x"8", x"0", x"5", x"0", x"4", x"0", x"7", x"0", x"0"0",x"0",x"7",x"0",x"8",x"8",x"8",x"0",x"3",x"0",x"4",x"0",x"7",x"0",x"0",x"0 ,x"0",x"2",x"2",x"2",x"0",x"2",x"0",x"8",x"8",x"0",x"5",x"0",x"4",x"0", "0",x"2",x"0",x"2",x"0",x"0",x"0",x"1",x"0",x"2",x"0",x"3",x"3",x"0",x" ",x"9",x"9",x"2",x"0",x"2",x"0",x"2",x"7",x"2",x"0",x"2",x"0",x"1",x"0" x"0",x"0",x"0",x"0",x"9",x"9",x"2",x"0",x"2",x"0",x"2",x"7",x"1",x"0",x "1",x"0",x"1",x"0",x"8",x"8",x"0",x"5",x"0",x"4",x"0",x"7",x"0",x"0",x" 9",x"9");

```
type states is (A, B, C, D, E ,F, G, H, I,J,K,L);
signal state : states := A;
-- loop mod signals
signal controlprev : std logic := '0';
signal count : unsigned (31 downto 0) := (others => '0');
signal count2 : unsigned (31 downto 0) := (others => '0');
signal countstep sig : unsigned (31 downto 0):= x"00035a4b";
signal rayDirX sig : signed (31 downto 0):= x"00035a4b";
signal rayDirY sig : signed (31 downto 0 ):= x"fffdd183";
signal rayDirX calc : signed (31 downto 0):= x"00035a4b";
signal rayDirY calc : signed (31 downto 0 ):= x"fffdd183";
signal rayPosX : unsigned (31 downto 0):= x"05c00000";
signal rayPosY: unsigned (31 downto 0):= x"02e000000";
signal rayPosX2 : unsigned (31 downto 0):= x"05c00000";
signal rayPosY2 : unsigned (31 downto 0):= x"02e00000";
signal colAddr : unsigned (9 downto 0):= "0000000001";
signal tmpPosX : unsigned (31 downto 0) := x"05c00000";
signal tmpPosY: unsigned (31 downto 0) := x"02e00000";
```

```
signal mapSpot : unsigned (3 downto 0) :=(others => '0');
signal mapSpot2 : unsigned (3 downto 0) :=(others => '0');
signal countshift : unsigned (31 downto 0):=(others => '0');
signal lineheight : unsigned(31 downto 0):=(others => '0');
signal invlineheight : unsigned(31 downto 0):=(others => '0');
signal lineheight2 : unsigned(31 downto 0):=(others => '0');
signal invlineheight2 : unsigned(31 downto 0):=(others => '0');
signal invdist : unsigned(31 downto 0):=(others => '0');
signal remainder line : unsigned(31 downto 0):=(others => '0');
signal remainder invline : unsigned(31 downto 0):=(others => '0');
signal remainder line2 : unsigned(31 downto 0):=(others => '0');
signal remainder invline2 : unsigned(31 downto 0):=(others => '0');
signal remainder invdist : unsigned(31 downto 0):=(others => '0');
signal inc : unsigned(4 downto 0):=(others => '0');
signal inc limit1 : unsigned(11 downto 0) := "111111111111";
signal inc limit2 : unsigned(5 downto 0) := "111111";
signal bitselect : unsigned(31 downto 0):=(others => '0');
signal tmpCount : unsigned (31 downto 0):=(others => '0');
signal tmplineNum : unsigned (31 downto 0):=(others => '0');
signal tmpinvDistNum : unsigned (31 downto 0):=(others => '0');
signal tmpCount2 : unsigned (31 downto 0):=(others => '0');
constant line_numerator : unsigned(31 downto 0) := x"78000000";
constant screenHeight : unsigned(31 downto 0) := x"000001E0";
constant halfscreenHeight : unsigned(31 downto 0) := x"000000F0";
constant invdist numerator : unsigned(31 downto 0) := x"01000000";
begin
process (clk) -- Sequential process
 variable drawStartTmp
variable drawMidTmp
variable drawEndTmp
variable tmp_rayPosX
variable tmp_rayPosY

: unsigned (31 downto 0);
variable tmp_rayPosY
: unsigned (31 downto 0);
variable tmp_rayPosY
: unsigned (31 downto 0);
  variable tmp rayPosX2
                                   : unsigned (31 downto 0);
  variable tmp rayPosY2
                                   : unsigned (31 downto 0);
                                : unsigned (9 downto 0);
  variable addr
  variable addr2
                                    : unsigned (9 downto 0);
  variable remainder line var : unsigned (31 downto 0);
  variable remainder invline var : unsigned (31 downto 0);
  variable remainder line var2 : unsigned (31 downto 0);
  variable remainder invline var2 : unsigned (31 downto 0);
```

```
variable remainder invdist var : unsigned (31 downto 0);
begin
if rising edge(clk) then
      colAddrOut <= colAddr;</pre>
      controlprev <= control;</pre>
 case state is
             when A =>
                             inc limit1 <= "111111111111";</pre>
                             inc limit2 <= "111111";
                             state out <= "10000000000";
                             ready <= '1';
                             WE<='0';
                             VGA BLANK OUT <= '0';
                             if (controlprev = '0' and control = '1') then
                                         count <= x"00000000";
                                         count2 <= x"00000000";
                                         countstep sig <= countstep;</pre>
                                         rayDirX sig <= rayDirX;</pre>
                                         rayDirY sig <= rayDirY;</pre>
                                         rayDirX calc <= rayDirX;</pre>
                                         rayDirY calc <= rayDirY;</pre>
                                         rayPosX <= posX;</pre>
                                         rayPosY <= posY;</pre>
                                         rayPosX2 <= posX;</pre>
                                         rayPosY2 <= posY;</pre>
                                         tmpPosX <= posX;</pre>
                                         tmpPosY <= posY;</pre>
                                         tmp rayPosX := posX;
                                         tmp rayPosY := posY;
                                         addr := ((tmp rayPosX (26 downto
22)) & "00000") + (tmp rayPosY (31 downto 22));
                                         tmp rayPosX2 := posX;
                                         tmp rayPosY2 := posY;
                                         addr2 := ((tmp_rayPosX2 (26 downto
22)) & "00000") + (tmp_rayPosY2 (31 downto 22));
                                         mapSpot <=</pre>
MAP_ROM(to_integer(addr));
                                         mapSpot2 <=
MAP ROM(to integer(addr2));
                                         state <= B;
                                         colAddr <= colAddrIn;</pre>
                             else
                                                state <= A;
```

```
end if;
            when B \Rightarrow
                          state out <= "010000000000";
                          ready <= '0';
                          WE<='0';
                          VGA BLANK OUT <= '0';
                          inc limit1 <= inc limit1 - 1;</pre>
                          if (mapSpot2 < x"5" and inc_limit1 >
"000000000000" ) then
                                      if (mapSpot = x"0") then
                                                       count <= count +
countstep sig;
                                                       rayPosX <=
unsigned(signed(rayPosX) + rayDirX sig);
                                                       rayPosY <=
unsigned(signed(rayPosY) + rayDirY sig);
                                      end if;
                                      count2 <= count2 + countstep sig;</pre>
                                      rayPosX2 <=
unsigned(signed(rayPosX2) + rayDirX sig);
                                      rayPosY2 <=
unsigned(signed(rayPosY2) + rayDirY sig);
                                      tmp rayPosX :=
unsigned(signed(rayPosX) +
                                rayDirX_sig);
                                      tmp_rayPosY :=
unsigned(signed(rayPosY) + rayDirY_sig);
                                      addr := ((tmp rayPosX (26 downto
22)) & "00000") + (tmp rayPosY (31 downto 22));
                                      tmp rayPosX2 :=
                               rayDirX sig);
unsigned(signed(rayPosX2) +
                                      tmp rayPosY2 :=
unsigned(signed(rayPosY2) + rayDirY sig);
                                      addr2 := ((tmp rayPosX2 (26 downto
22)) & "00000") + (tmp rayPosY2 (31 downto 22));
                                      mapSpot <=
MAP ROM(to integer(addr));
                                      mapSpot2 <=
MAP ROM(to integer(addr2));
                                      state <= B;
                          else
                                           state <= C;
                          end if;
            when C =>
                          state out <= "00100000000";
                          ready <= '0';
                          WE<='0';
                          VGA BLANK OUT <= '0';
```

```
state<= D;
                           --decrement variables to increase precision
                           countstep sig <= "00000" & countstep sig(31</pre>
downto 5);
                           -- if negative shift in 1's
                           if (rayDirX sig(31 downto 31) = "1") then
                                      rayDirX_sig <= "11111" &</pre>
rayDirX sig (31 downto 5);
                           else
                                      rayDirX sig <= "00000" &
rayDirX sig(31 downto 5);
                           end if;
                           if ( rayDirY sig(31 downto 31) = "1") then
                                      rayDirY sig <= "11111" &
rayDirY sig (31 downto 5);
                           else
                                      rayDirY sig <= "00000" &
rayDirY sig(31 downto 5);
                           end if;
            when D \Rightarrow
                           state out <= "000100000000";
                           ready <= '0';
                           WE<='0';
                           VGA BLANK OUT <= '0';
                           inc_limit2 <= inc_limit2 - 1;</pre>
                           if ( (mapSpot = x"0" and mapSpot2 < x"5") or
inc limit2 = "000000") then
                                            state <= E;
                           else
                                      if (mapSpot > x"0") then
                                                        count <= count -
countstep sig;
                                                        rayPosX <=
unsigned(signed(rayPosX) - rayDirX sig);
                                                        rayPosY <=
unsigned(signed(rayPosY) - rayDirY sig);
                                      end if;
                                      if (mapSpot2 > x"4") then
                                           count2 <= count2 -</pre>
countstep sig;
                                     rayPosX2 <=
unsigned(signed(rayPosX2) - rayDirX sig);
                                     rayPosY2 <=
unsigned(signed(rayPosY2) - rayDirY sig);
                                      end if;
```

```
tmp rayPosX := unsigned(signed(rayPosX)
- rayDirX sig);
                               tmp rayPosY := unsigned(signed(rayPosY)
- rayDirY sig);
                             addr := ((tmp rayPosX (26 downto 22)) &
"00000") + (tmp rayPosY (31 downto 22));
                                     tmp rayPosX2 :=
unsigned(signed(rayPosX2) - rayDirX_sig);
                                      tmp rayPosY2 :=
unsigned(signed(rayPosY2) - rayDirY sig);
                                      addr2 := ((tmp rayPosX2 (26 downto
22)) & "00000") + (tmp rayPosY2 (31 downto 22));
                                      mapSpot <=</pre>
MAP ROM(to integer(addr));
                                      mapSpot2 <=</pre>
MAP ROM(to integer(addr2));
                                      state <= D;
                           end if;
            when E =>
                           state out <= "000010000000";
                           ready <= '0';
                           WE<='0';
                           VGA BLANK OUT <= '0';
                           count <= count + countstep sig;</pre>
                           rayPosX <= unsigned(signed(rayPosX) +</pre>
rayDirX sig);
                           rayPosY <= unsigned(signed(rayPosY) +</pre>
rayDirY sig);
                           count2 <= count2 + countstep sig;</pre>
                           rayPosX2 <= unsigned(signed(rayPosX2) +</pre>
rayDirX sig);
                           rayPosY2 <= unsigned(signed(rayPosY2) +</pre>
rayDirY sig);
                  tmp rayPosX := unsigned(signed(rayPosX) +
rayDirX sig);
                  tmp rayPosY := unsigned(signed(rayPosY) +
rayDirY sig);
                           addr := ((tmp rayPosX (26 downto 22)) &
"00000") + (tmp rayPosY (31 downto 22));
                           tmp rayPosX2 := unsigned(signed(rayPosX2) +
rayDirX sig);
                           tmp rayPosY2 := unsigned(signed(rayPosY2) +
rayDirY sig);
                           addr2 := ((tmp rayPosX2 (26 downto 22)) &
"00000") + (tmp rayPosY2 (31 downto 22));
                           mapSpot <= MAP ROM(to integer(addr));</pre>
                           mapSpot2 <= MAP ROM(to integer(addr2));</pre>
```

```
state <= F;</pre>
            when F =>
                         state out <= "000001000000";
                           ready <= '0';
                           WE<='0';
                           VGA BLANK OUT <= '0';
                           inc <= "11111";
                           downto 10);
                           lineheight <= x"00000000";</pre>
                           invlineheight <= x"00000000";</pre>
                           invdist <= x"00000000";
                           lineheight2 <= x"00000000";</pre>
                           invlineheight2 <= x"00000000";</pre>
                           remainder line <= x"00000000";</pre>
                           remainder invline <= x"00000000";</pre>
                           remainder invdist <= x"00000000";</pre>
                           remainder line2 <= x"00000000";</pre>
                           remainder invline2 <= x"00000000";</pre>
                           bitselect <= x"80000000";
                           tmplineNum <= line numerator;</pre>
                           tmpCount <= "0"&count(31 downto 1);</pre>
                           tmpinvDistNum <= invdist_numerator;</pre>
                           tmpCount2 <= "0"&count2(31 downto 1);</pre>
                           state <= G;
            when G =>
                           state out <= "000000100000";
                           ready <= '0';
                           WE<='0';
                           VGA BLANK OUT <= '0';
                           if (inc = "00000") then
                                            state <= H;
                           else
                                            state <= G;
                           end if;
                           remainder_line_var := (remainder_line (30
downto 0)) & tmplineNum(31 downto 31);
                           remainder_invline_var :=
(remainder invline(30 downto 0) ) & tmpCount(31 downto 31);
                           remainder invdist var :=
(remainder invdist(30 downto 0))& tmpinvDistNum(31 downto 31);
                           remainder line var2 := (remainder line2 (30
downto 0))& tmplineNum(31 downto 31);
```

```
remainder invline var2 :=
(remainder_invline2(30 downto 0) ) & tmpCount2(31 downto 31);
                             tmplineNum <= tmplineNum(30 downto 0) & "0";</pre>
                             tmpCount <= tmpCount(30 downto 0) & "0";</pre>
                             tmpCount2 <= tmpCount2(30 downto 0) & "0";</pre>
                             tmpinvDistNum <= tmpinvDistNum(30 downto 0) &</pre>
"0";
                            bitselect <= "0" & bitselect(31 downto 1);</pre>
                             if (remainder line var >= count) then
                                               remainder line <=</pre>
remainder_line_var - count;
                                               lineheight <= lineheight +</pre>
bitselect;
                             else
                                               remainder line <=</pre>
remainder line var;
                             end if;
                             if (remainder invline var >= screenHeight)
then
                                               remainder invline <=</pre>
remainder invline var - screenHeight;
                                               invlineheight <=
invlineheight + bitselect;
                            else
                                               remainder invline <=</pre>
remainder_invline_var;
                            end if;
                             if (remainder invdist var >= countshift) then
                                               remainder invdist <=
remainder invdist var - countshift;
                                               invdist <=invdist +
bitselect;
                            else
                                               remainder invdist <=</pre>
remainder invdist var;
                             end if;
                            if (remainder line var2 >= count2) then
                                               remainder line2 <=</pre>
remainder line var2 - count2;
                                               lineheight2 <= lineheight2 +</pre>
bitselect;
                             else
                                               remainder line2 <=</pre>
remainder_line_var2;
                            end if;
                     if (remainder invline var2 >= screenHeight) then
                          remainder invline2 <= remainder invline var2 -</pre>
screenHeight;
                          invlineheight2 <= invlineheight2 + bitselect;</pre>
                            else
```

```
remainder invline2 <=</pre>
remainder invline var2;
                            end if;
                            inc <= inc - 1;
             when H =>
                            state out <= "00000010000";
                            ready <= '0';
                            WE<='0';
                            VGA BLANK OUT <= '0';
                            if (mapSpot > x"4") then
                                               bool <= '1';
                                               drawStartTmp :=
halfscreenHeight - (lineheight(30 downto 0)& "0") - ("0" &
lineheight(31 downto 1));
                                               texNum <= mapSpot - 5;</pre>
                            else
                                               bool <= '0';
                                               drawStartTmp :=
halfscreenHeight - (lineheight2(30 downto 0) & "0") -("0" &
lineheight2(31 downto 1));
                                               texNum <= mapSpot - 1;</pre>
                            end if;
                            texNum2 <= mapSpot2 - 5;</pre>
             drawMidTmp := halfscreenHeight - ("0" & lineheight(31
downto 1));
             drawEndTmp := halfscreenHeight + ( "0" & lineheight(31
downto 1));
                            if (drawStartTmp >= screenHeight) then
                                               drawStart <= x"00000000";</pre>
                            else
                                               drawStart <= drawStartTmp;</pre>
                            end if;
                            if (drawMidTmp >= screenHeight) then
                                               drawMid <= x"00000000";</pre>
                            else
                                               drawMid <= drawMidTmp;</pre>
                            end if;
                            if (drawEndTmp >= screenHeight) then
                                              drawEnd <= screenHeight -1;</pre>
                            else
                                               drawEnd <= drawEndTmp;</pre>
                            end if;
                            line minus h <= lineheight - screenHeight;</pre>
                            invline <= invlineheight;</pre>
                            invdist out <= invdist;</pre>
                            line minus h2 <= lineheight2 - screenHeight;</pre>
                            invline2 <= invlineheight2;</pre>
                            state <= I;
```

```
state out <= "00000001000";
                          ready <= '0';
                          WE<='0';
                          VGA BLANK OUT <= '0';
                          if (wrfull = '1') then
                                   state <= I;
                          else
                                   state <= J;
                          end if;
            when J =>
                          state out <= "000000000100";
                          ready <= '0';
                          VGA BLANK OUT <= '0';
                          if (colAddr >= "1001111111") then
                                    state <= K;
                                    WE<='0';
                          else
                                    WE<='1';
                                    state <= A;
                          end if;
            when K =>
                          state out <= "000000000010";
                          ready <= '0';
                          if (VGA\_BLANK = '1') then
                                    state <= A;
                                    WE<='1';
                                    VGA BLANK OUT <= '1';
                          else
                                    VGA BLANK OUT <= '0';
                              state <= K;</pre>
                                    WE<='0';
                          end if;
            when others =>
                         state out <= "111111111111";
                          state <= A;
            end case;
  end if;
end process;
process (count,count2,mapSpot,mapSpot2, rayPosX,
rayPosY, rayPosY2, rayPosY2, tmpPosY , rayDirX_calc, rayDirY calc)
 variable mapX : unsigned (31 downto 0);
 variable mapX2 : unsigned (31 downto 0);
 variable mapY : unsigned (31 downto 0);
 variable mapY2 : unsigned (31 downto 0);
```

when I =>

```
variable checkSide : std logic;
  variable checkSide2 : std logic;
  variable wallX : unsigned (31 downto 0);
  variable wallX2 : unsigned (31 downto 0);
  variable tmpTexX : unsigned (31 downto 0);
  variable tmpTexX2 : unsigned (31 downto 0);
  variable floorXvar : unsigned (31 downto 0);
  variable floorYvar : unsigned (31 downto 0);
 begin
                   if rayDirX calc < 0 then
                                     mapX := ((rayPosX srl 22) + 1) sll
22;
                                     mapX2 := ((rayPosX2 srl 22) + 1)
sll 22;
                   else
                                     mapX := (rayPosX srl 22) sll 22;
                                     mapX2 := (rayPosX2 srl 22) sll 22;
                   end if;
                   if rayDirY calc < 0 then
                                     mapY := ((rayPosY srl 22) + 1) sll
22;
                                     mapY2 := ((rayPosY2 srl 22) + 1)
sll 22;
                    else
                                     mapY := (rayPosY srl 22) sll 22;
                                     mapY2 := (rayPosY2 srl 22) sll 22;
                    end if;
                    --Calculate distance of perpendicular ray (oblique
distance will give fisheye effect!)
                   checkSide := '0';
                   checkSide2 := '0';
                   if rayDirX calc > 0 and rayDirY calc > 0 then
                                     if (rayPosX - mapX) < (rayPosY -
mapY) then
                                                    checkSide := '1';
                                     end if;
                                     if (rayPosX2 - mapX2) < (rayPosY2 -</pre>
mapY2) then
                                                    checkSide2 := '1';
                                     end if;
                   elsif rayDirX calc > 0 and rayDirY calc < 0 then</pre>
                                     if (rayPosX - mapX) < (mapY -</pre>
rayPosY) then
                                                    checkSide := '1';
                                     end if;
```

```
if (rayPosX2 - mapX2) < (mapY2 -</pre>
rayPosY2) then
                                                     checkSide2 := '1';
                                      end if;
                    elsif rayDirX calc < 0 and rayDirY calc > 0 then
                                      if (mapX - rayPosX) < (rayPosY -</pre>
mapY) then
                                                     checkSide := '1';
                                      end if;
                                      if (mapX2 - rayPosX2) < (rayPosY2 -</pre>
mapY2) then
                                                     checkSide2 := '1';
                                      end if;
                    elsif rayDirX calc < 0 and rayDirY calc < 0 then</pre>
                                      if (mapX - rayPosX) < (mapY -</pre>
rayPosY) then
                                                    checkSide := '1';
                                      end if;
                                      if (mapX2 - rayPosX2) < (mapY2 -</pre>
rayPosY2) then
                                                     checkSide2 := '1';
                                      end if;
                    end if;
                    if checkSide = '0' then wallX := rayPosX;
                    else wallX := rayPosY;
                    end if;
                    if checkSide2 = '0' then wallX2 := rayPosX2;
                    else wallX2 := rayPosY2;
                    end if;
                    wallX := wallX - ((wallX srl 22) sll 22);
                    wallX2 := wallX2 - ((wallX2 srl 22) sll 22);
                    --x coordinate on the texture
                    tmpTexX := wallX srl 16;
                    tmpTexX2 := wallX2 srl 16;
                   if ((checkSide = '1') and (rayDirX_calc > 0)) or
((checkSide = '0') and (rayDirY_calc < 0)) then</pre>
                                      tmpTexX := 64 - tmpTexX - 1;
                    end if;
                    if ((checkSide2 = '1') and (rayDirX calc > 0)) or
((checkSide2 = '0') and (rayDirY calc < 0)) then
                                     tmpTexX2 := 64 - tmpTexX2 - 1;
                    end if;
```

```
texX <= tmpTexX;</pre>
                  texX2 <= tmpTexX2;</pre>
                  --x, y position of the floor texel at the bottom of
the wall
                  if (checkSide = '1') and (rayDirX calc > 0) then
                                  floorXvar := (rayPosX srl 22) sll
22;
                                   floorYvar := ((rayPosY srl 22) sll
22) + wallX;
                  elsif (checkSide = '1') and (rayDirX calc < 0) then</pre>
                                  floorXvar := ((rayPosX srl 22) sll
22) + "100000000000000000000000";
                                  floorYvar := ((rayPosY srl 22) sll
22) + wallX;
                  elsif (checkSide = '0') and (rayDirY calc > 0) then
                                  floorXvar := ((rayPosX srl 22) sll
22) + wallX;
                                   floorYvar := (rayPosY srl 22) sll
22;
                  else
                                   floorXvar := ((rayPosX srl 22) sll
22) + wallX;
                                  floorYvar := ((rayPosY srl 22) sll
22) + "100000000000000000000000";
                  end if;
                  isSide <= checkSide;</pre>
                  isSide2 <= checkSide2;</pre>
                  countout <= count;</pre>
                  countout2 <= count2;</pre>
                  floorX <= floorXvar srl 10;</pre>
                  floorY <= floorYvar srl 10;</pre>
                  tmpPosXout <= tmpPosX srl 10;</pre>
                  tmpPosYout <= tmpPosY srl 10;</pre>
 end process;
end imp;
______
skygen.vhd
-- Sky Generation
-- Wei-Hao,
          -----
```

library ieee;

use ieee.std logic 1164.all;

```
use ieee.numeric std.all;
entity skygen is
 port (
    signal reset n : in std logic;
    signal clk : in std logic;
                                                      -- Should be 50 MHz
   signal read : in std_logic;
signal write : in std_logic;
   signal chipselect : in std_logic;
   signal address : in std logic vector(17 downto 0);
   signal readdata : out std logic vector(15 downto 0);
   signal writedata : in std_logic_vector(15 downto 0);
   signal byteenable : in std logic vector(1 downto 0);
    signal SRAM DQ : inout std logic vector(15 downto 0);
    signal SRAM ADDR : out std logic vector(17 downto 0);
    signal SRAM UB N, SRAM LB N : out std logic;
    signal SRAM WE N, SRAM CE N : out std logic;
    signal SRAM OE N
                                : out std logic;
       signal Sky pixel : out std logic vector (7 downto 0);
         signal Sram mux out : out std logic
    );
end skygen;
ARCHITECTURE SYN OF skygen IS
    SIGNAL sram_mux : std_logic;
SIGNAL cpu_data : STD_LOGIC_VECTOR (15 DOWNTO 0);
SIGNAL cpu_addr : STD_LOGIC_VECTOR (16 DOWNTO 0);
                                        : std logic;
      SIGNAL cpu ub, cpu lb;
       SIGNAL cpu we, cpu_ce, cpu_oe;
      SIGNAL Cur Row
                                      : unsigned (9 downto 0);
       SIGNAL FB angle
                                         : unsigned (9 downto 0);
     SIGNAL vga_addr_lsb : std_logic;
--SIGNAL vga_addr_tmp : unsigned (18 downto 0);
SIGNAL vga_addr : STD_LOGIC_VECTOR (17 downto 0);
BEGIN
 -- Communicate with MEM
 MEM : process (clk)
 begin
  if rising edge (clk) then
      if reset n = '0' then
                sram mux <= '0';</pre>
      else
            if chipselect = '1' then
                   if write = '1' then
                         if address = "111111111111111" then
                               sram mux <= writedata (0);</pre>
```

```
end if;
                 end if;
           end if;
     end if;
 end if;
 end process MEM;
       --Cur Row <= unsigned(Cur Row in(9 downto 0));
       --FB angle <= unsigned(FB angle in(9 downto 0));
     addrGen : process (cur_row_in,FB_angle_in)
     variable vga addr tmp : unsigned(18 downto 0);
     begin
                 vga addr tmp := unsigned(Cur Row in(9 downto
0)&"000000000") + unsigned(FB angle in(9 downto 1));
        vga addr lsb <= FB angle in(0);</pre>
                 vga addr <= std logic vector(vga addr tmp(17 downto
0));
     end process addrGen;
     skyPixelGen : process (SRAM DQ, vga addr lsb)
     begin
           if (vga addr lsb = '0') then
                 Sky pixel <= SRAM DQ(7 downto 0);
        Sky pixel <= SRAM DQ(15 downto 8);
           end if;
     end process skyPixelGen;
 SRAM DQ <= writedata when write = '1' and sram mux = '0' else
              (others => 'Z');
              vga_addr
 SRAM ADDR <= address
                               when sram mux = '0' else
                               when sram mux = '1' else
              (others => '0');
 SRAM UB N \leq not byteenable(1) when sram mux = '0' else
            '0';
 SRAM LB N <= not byteenable(0) when sram mux = '0' else
 SRAM WE N <= not write
                          when sram mux = '0' else
             '1';
 SRAM CE N <= not chipselect when sram mux = '0' else
            '0';
 SRAM OE N <= not read
                         when sram mux = '0' else
             '0';
 readdata <= SRAM DQ;
 --Sky pixel<= (SRAM DQ(7 downto 0)) when vga addr lsb = '0' else
```

sound controller.vhd

```
______
library ieee;
use ieee.std logic 1164.all;
use ieee.numeric std.all;
entity sound Controller is
port (
     -- Avalon:
    clk : in std_logic;
reset_n : in std_logic;
    read : in std_logic; write : in std_logic;
    chipselect : in std logic;
    address : in std logic vector(7 downto 0);
    readdata : out std logic vector(7 downto 0);
    writedata : in std logic vector(7 downto 0);
      -- connection to the component inside:
               OUT STD LOGIC ;
      irq :
     AUD_ADCLRCK : out std_logic; -- Audio CODEC ADC LR Clock AUD_ADCDAT : in std_logic; -- Audio CODEC ADC Data
     AUD_DACLRCK : out std_logic; -- Audio CODEC DAC LR Clock
AUD_DACDAT : out std_logic; -- Audio CODEC DAC Data
AUD_BCLK : inout std_logic; -- Audio CODEC Bit-Stream
Clock
      AUX XCK : out std logic; -- Audio CODEC Bit-Stream Clock
      led :
                         out std LOGIC vector(15 downto 0)
 );
end sound Controller;
architecture ar of sound Controller is
 --FSM
 type states is (IDLE, WAITING);
 signal state : states:=IDLE;
 --Audio Interface
 signal audio clock : unsigned(1 downto 0) := "00";
 signal indata : std_logic_vector (7 downto 0) ;
signal data to music : std logic vector (15 downto 0);
signal we, inter: std logic;
 signal audio request : std logic;
 signal counter : integer:=0;
      component de2 wm8731_audio is port(
                AUD XCK (18.43 MHz)
```

```
reset_n : in std logic;
                                        -- Audio CODEC
               test mode : in std logic;
controller test mode
               audio request : out std logic; -- Audio controller
request new data
               data: in std logic vector(15 downto 0);
               -- Audio interface signals
               AUD ADCLRCK : out std logic;
                                               --
                                                   Audio CODEC ADC
LR Clock
               AUD ADCDAT : in std_logic;
                                               -- Audio CODEC ADC
Data
               AUD DACLRCK : out std logic;
                                             -- Audio CODEC DAC
LR Clock
               AUD DACDAT
                           : out std logic; -- Audio CODEC DAC
Data
               AUD BCLK : inout std logic -- Audio CODEC Bit-
Stream Clock
           );
     end component de2 wm8731 audio;
begin
 V1: de2 wm8731 audio port map (
   clk => audio clock(1),
   reset n => reset n,
   test mode => '0',
                                     -- Don t output a sine wave
   audio_request => audio request,
   data => data_to_music,
   -- Audio interface signals
   AUD ADCLRCK => AUD ADCLRCK,
   AUD ADCDAT => AUD ADCDAT,
   AUD DACLRCK => AUD DACLRCK,
   AUD_DACDAT => AUD_DACDAT,
   AUD BCLK => AUD BCLK
      --AUD DACDAT => led
 );
--Audio clock generation
process (clk)
begin
 if rising edge(clk) then
-- we <= '1' when chipselect = '1'and write ='1' else '0';
     data to music <= indata & x"00"; --Since the audio is on 16 bits,
we pad the data with 0s
     --led <= data to music;
   audio clock <= audio clock + "1";</pre>
 end if;
end process;
AUX XCK<=audio clock(1);
--Combinational process
```

```
process (clk)
begin
      --By default reset the interuption signal
      next state <= state;</pre>
if (rising edge(clk)) then
      if reset n = '0' then
             state <= IDLE;
             irq<= '0';
             led <= "0000000000000000";</pre>
      end if;
      case state is
      --Waiting for a note request
      when IDLE =>
             led <= "111110000000000";</pre>
             indata <=indata;</pre>
             if (audio request = '1')
                   state <= WAITING;
                   irq <= '1';
             else
                   irg <='0';
                   state <= IDLE;</pre>
             end if;
      --A request has come. wait for writing
      when WAITING =>
      led <= "000000000001111";</pre>
             --irq <='0';</pre>
             if (write ='1' and chipselect = '1') then
chipselect = '1' and write ='1'
                   indata <=writedata;</pre>
                   state <= IDLE;</pre>
                   irq <= '0';
             else
                   --if(counter=1000) then counter<=0;
                   --else counter<=counter +1;
                   --end if;
                    --if(counter=0) then
                          state <=WAITING;</pre>
                          irq<= '1';
                    --end if;
             end if;
      when others =>
             irq <= '0';
             state <= IDLE;</pre>
      end case;
end if;
end process;
end architecture;
```

tex_gen.vhd

```
______
-- Texture Generation
-- Edward Garcia
-- ewg2115@columbia.edu
library ieee;
use ieee.std logic 1164.all;
use ieee.numeric std.all;
entity tex gen is
  port (
    reset : in std logic;
    clk : in std logic;
                                            -- Should be 50 MHz
      -- clk25 : in std logic;
      side1 : in std logic;
      side2 : in std_logic;
bool : in std_logic;
      boolOut : out std_logic;
      Cur_Row : in unsigned (11 downto 0);
Row_End : in unsigned (8 downto 0);
Row_Mid : in unsigned (8 downto 0);
texNum : in unsigned (3 downto 0);
       texNum2 : in unsigned (3 downto 0);
       invLineHeight : in unsigned (17 downto 0);
       line minus h : in signed (17 downto 0);
       invLineHeight2 : in unsigned (17 downto 0);
       line minus h2 : in signed (17 downto 0);
       texX
                             : in unsigned (5 downto 0);
                             : in unsigned (5 downto 0);
       texX2
      floorX
                   : in unsigned (17 downto 0);
                       : in unsigned (17 downto 0);
       floorY
                      : in unsigned (17 downto 0);
       tmpPosX
    tmpPosY : in unsigned (17 downto 0);
       invDistWall : in unsigned (11 downto 0);
                             : in unsigned (8 downto 0);
       textureIndexOut: out unsigned (11 downto 0);
       SideOut : out std logic;
       texNumOut
                    : out unsigned (3 downto 0);
       texNum2Out
                       : out unsigned (3 downto 0);
     Row Start : out unsigned (8 downto 0);
   Row End : out unsigned (8 downto 0);
      tex addr out : out unsigned (13 downto 0)
    );
end tex gen;
```

```
type rom_type is array(0 to 239) of unsigned (15 downto 0);
constant DIVTABLE: rom type := (
      x"1000",x"1011",x"1022",x"1033",x"1045",x"1057",x"1069",x"107b",x
"108d",x"109f",x"10b2",x"10c4",x"10d7",x"10ea",x"10fd",x"1111",x"1124",
x"1138",x"114c",x"1160",x"1174",x"1188",x"119d",x"11b2",x"11c7",x"11dc"
,x"11f1",x"1207",x"121c",x"1232",x"1249",x"125f",x"1276",x"128c",x"12a4
",x"12bb",x"12d2",x"12ea",x"1302",x"131a",x"1333",x"134b",x"1364",x"137
e",x"1397",x"13b1",x"13cb",x"13e5",x"1400",x"141a",x"1435",x"1451",x"14
6c", x"1488", x"14a5", x"14c1", x"14de", x"14fb", x"1519", x"1537", x"1555", x"1
573",x"1592",x"15b1",x"15d1",x"15f1",x"1611",x"1632",x"1653",x"1674",x"
1696",x"16b8",x"16db",x"16fe",x"1721",x"1745",x"176a",x"178e",x"17b4",x
"17d9",x"1800",x"1826",x"184d",x"1875",x"189d",x"18c6",x"18ef",x"1919",
x"1943",x"196e",x"1999",x"19c5",x"19f2",x"1a1f",x"1a4d",x"1a7b",x"1aaa"
x"1ada",x"1b0a",x"1b3b",x"1b6d",x"1ba0",x"1bd3",x"1c07",x"1c3c",x"1c71
",x"1ca8",x"1cdf",x"1d17",x"1d50",x"1d89",x"1dc4",x"1e00",x"1e3c",x"1e7
9",x"1eb8",x"1ef7",x"1f38",x"1f79",x"1fbc",x"2000",x"2044",x"208a",x"20
d2",x"211a",x"2164",x"21af",x"21fb",x"2249",x"2298",x"22e8",x"233a",x"2
38e",x"23e3",x"2439",x"2492",x"24ec",x"2548",x"25a5",x"2605",x"2666",x"
26c9",x"272f",x"2796",x"2800",x"286b",x"28d9",x"294a",x"29bd",x"2a32",x
"2aaa",x"2b25",x"2ba2",x"2c23",x"2ca6",x"2d2d",x"2db6",x"2e43",x"2ed4",
x"2f68",x"3000",x"309b",x"313b",x"31de",x"3286",x"3333",x"33e4",x"349a"
,x"3555",x"3615",x"36db",x"37a6",x"3878",x"3950",x"3a2e",x"3b13",x"3c00
",x"3cf3",x"3def",x"3ef3",x"4000",x"4115",x"4234",x"435e",x"4492",x"45d
1", x"471c", x"4873", x"49d8", x"4b4b", x"4ccc", x"4e5e", x"5000", x"51b3", x"53
7a",x"5555",x"5745",x"594d",x"5b6d",x"5da8",x"6000",x"6276",x"650d",x"6
7c8",x"6aaa",x"6db6",x"70f0",x"745d",x"7800",x"7bde",x"8000",x"8469",x"
8924",x"8e38",x"93b1",x"9999",x"a000",x"a6f4",x"ae8b",x"b6db",x"c000",x
"cala",x"d555",x"e1e1",x"f000",x"0000",x"1249",x"2762",x"4000",x"5d17",
x"8000",x"aaaa",x"e000",x"2492",x"8000",x"0000",x"c000",x"0000",x"8000"
,x"0000"
);
-- constant SCREENHEIGHT
                                  : unsigned(8 downto 0) := "111100000";
--480
                                  : unsigned(8 downto 0) := "011110000";
-- constant SCREENHEIGHT HALF
--240
-- constant SCREENHEIGHTMINUS1 : unsigned(8 downto 0) := "111111110";
--470
      signal y local : unsigned (8 downto 0);
      signal cur row local : unsigned (11 downto 0);
      signal tex addr : unsigned (13 downto 0);
      signal clk enable : std logic := '0';
      signal inA_0 : std_logic_vector(17 downto 0) := (others => '0');
      signal inB 0 : std logic vector(17 downto 0) := (others => '0');
      signal inA 1 : std logic vector(17 downto 0) := (others => '0');
      signal inB_1 : std_logic_vector(17 downto 0) := (others => '0');
      signal result_0 : std_logic_vector(35 downto 0);
signal result_1 : std_logic_vector(35 downto 0);
      signal sideSig : std logic;
      signal boolSig : std logic := '0';
      signal texNumSig : unsigned (3 downto 0);
      signal texNum2Sig : unsigned (3 downto 0);
      signal tmp : unsigned (12 downto 0);
      signal floorXprev : unsigned (17 downto 0);
```

```
signal floorYprev : unsigned (17 downto 0 );
     signal tmpPosXprev : unsigned (17 downto 0);
      signal tmpPosYprev : unsigned (17 downto 0);
      signal weight : unsigned (27 downto 0);
      signal texY 0 : unsigned (35 downto 0);
__
--
      signal texY 1 : unsigned (35 downto 0);
      signal texXprev : unsigned (5 downto 0);
      signal texX2prev : unsigned (5 downto 0);
     signal texNumprev : unsigned (3 downto 0);
     signal texNum2prev : unsigned (3 downto 0);
___
      signal texNumprev_2 : unsigned (3 downto 0);
___
      signal texNum2prev 2: unsigned (3 downto 0);
__
      signal side1prev : std logic;
      signal side2prev :std logic;
      signal boolprev : std logic;
--
--
      signal row Mid prev : unsigned (8 downto 0);
      signal row End prev : unsigned ( 8 downto 0);
begin
   S0: entity work.mult port map (
            dataa => inA 0,
            datab
                      => inB 0,
            result
                      => result 0
  );
   S1: entity work.mult port map (
            dataa => inA_1,
                      => inB 1,
            datab
            result
                      => result 1
  );
      process (floorX, floorY, tmpPosX, tmpPosY, invDistWall, y
,row end , cur row, texX,texNum,
line minus h,invLineHeight,texX2,texNum2, line minus h2,invLineHeight2,
bool, side1, side2, result 0, result 1 , row Mid)
      --process (clk)
      variable texY 0 : unsigned (35 downto 0);
      variable texY_1 : unsigned (35 downto 0);
      variable currentDist : unsigned (15 downto 0);
      variable weight: unsigned (27 downto 0);
      variable tmp : unsigned (12 downto 0);
      variable currentFloorX : unsigned (30 downto 0);
      variable currentFloorY : unsigned (30 downto 0);
      variable floorTexX : unsigned (5 downto 0);
      variable floorTexY : unsigned (5 downto 0);
      variable temp mult 0 : unsigned (17 downto 0);
      variable temp mult 1 : unsigned (17 downto 0);
```

```
variable checker board pattern : unsigned (0 downto 0);
      begin
            --if (rising edge(clk)) then
                 -- gated inputs from VGA
                 -- gated outputs to asynchronous VGA and Texture ROM
processes
                 if (clk25 = '1') then
                       y_local <= y;</pre>
                       cur row local <= cur row;</pre>
                       tex addr out <= tex addr;</pre>
                       sideOut <= sideSig;</pre>
                       boolOut <= boolSig;</pre>
                       texNumOut <= texNum;</pre>
                       texNum2Out <= texNum2;</pre>
                 end if;
                  _____
_____
                 -- stage 1 pipeline
                 temp mult 0 := unsigned(signed(cur row sll 1) +
line minus h) (17 downto 0);
                 inA 0 <= std logic vector(temp mult 0);</pre>
                 inB 0 <= std logic vector(invlineHeight);</pre>
                  texY 0 := unsigned(result 0) srl 16;
                 temp_mult_1 := unsigned(signed(cur row sll 1) +
line minus h2) (17 downto 0);
                 inA 1 <= std logic vector(temp mult 1);</pre>
                 inB 1 <= std logic vector(invlineHeight2);</pre>
                 texY 1 := unsigned(result 1) srl 16;
                 currentDist := DIVTABLE(to integer(480 - y));
                 weight := currentDist * invDistWall;
                 tmp := "100000000000" - weight(23 downto 12);
                  _____
                 --stage 2 pipeline
                 currentFloorX := (weight(23 downto 12) * floorX + tmp
* tmpPosX);
                 currentFloorY := (weight(23 downto 12) * floorY + tmp
* tmpPosY);
                 floorTexX := currentFloorX(23 downto 18);
                 floorTexY := currentFloorY(23 downto 18);
                 checker board pattern := unsigned(currentFloorX(29
downto 24) + currentFloorY(29 downto 24))(0 downto 0);
                 if (y \le row end +1) then
```

```
if (bool ='1' or (y \ge row mid)) then
                                  boolSig <= '1';</pre>
                                   tex addr <= texNum(1 downto 0) & texY 0(5</pre>
downto 0) & texX;
                                   sideSig <= side1;</pre>
                            else
                                  boolSig <= '0';</pre>
                                   tex addr <= texNum2(1 downto 0) &</pre>
texY 1(5 downto 0) & texX2;
                                  sideSig <= side2;</pre>
                            end if;
                            texNumSig <= texNum;</pre>
                            texNum2Sig <= texNum2;</pre>
                     else
                            if (checker board pattern = "1") then
                                  tex addr <= ( "11"& floorTexY &</pre>
floorTexX);
                            else
                                  tex addr <= ( "00"& floorTexY &</pre>
floorTexX);
                            end if;
                            texNumSig <= "0000";</pre>
                           texNum2Sig <= "0000";</pre>
                           sideSig <= '1';</pre>
                           boolSig <= '0';</pre>
                     end if;
                     texNumprev_2 <= texNumprev;</pre>
                     texNum2prev_2 <= texNum2prev;</pre>
                     --Gated Outputs
      end process;
      process (clk)
      begin
              if (rising edge(clk)) then
                    tex addr out <= tex addr;</pre>
                    sideOut <= sideSig;</pre>
                    boolOut <= boolSig;</pre>
                    texNumOut <= texNumSig;</pre>
                    texNum2Out <= texNum2Sig;</pre>
              end if;
      end process;
-- RowStartEndGen : process (clk)
    begin
         if rising edge(clk) then
                     if (line height > SCREENHEIGHT) then
                            Row Start <= (others => '0');
```

```
-- Row_End <= SCREENHEIGHTMINUS1;
-- else
-- Row_Start <= SCREENHEIGHT_HALF - ( "0" & line_height (8 downto 1));
-- Row_End <= SCREENHEIGHT_HALF + ( "0" & line_height(8 downto 1));
-- end if;
-- end if;
-- end process RowStartEndGen;
end rtl;
```

texture rom.vhd

```
______
library ieee;
use ieee.std logic 1164.all;
use ieee.numeric std.all;
entity texture_rom is
port(
     --clk : in std logic;
     tex addr : in unsigned (13 downto 0);
     side in : in std logic;
     texNum in : in unsigned (3 downto 0);
     texNum\overline{2} in : in unsigned (3 downto 0);
     bool in : in std_logic;
    side out : out std logic;
    texNum out : out unsigned (3 downto 0);
___
__
     texNum2 out : out unsigned (3 downto 0);
     bool out : out std logic;
     tex data: out unsigned (23 downto 0)
);
end texture rom;
architecture rtl of texture rom is
type rom type is array(0 to 16383) of unsigned(23 downto 0);
constant ROM: rom type := (
--Omit some data here
x"383838",x"000070",x"00007c",x"00007c",x"00007c",x"00007c",x"00007c",x
"00007c",x"00007c",x"00007c",x"00007c",x"00007c",x"00007c",x"00007c",x"
00007c",x"00007c",x"00007c",x"00007c",x"00007c",x"00007c",x"0
```

top.vhd

```
-- DE2 top-level module that includes the simple VGA raster generator
-- Stephen A. Edwards, Columbia University, sedwards@cs.columbia.edu
-- From an original by Terasic Technology, Inc.
-- (DE2 TOP.v, part of the DE2 system board CD supplied by Altera)
library ieee;
use ieee.std logic 1164.all;
use ieee.numeric std.all;
entity top is
 port (
    -- Clocks
   CLOCK 27,
                                                   -- 27 MHz
   CLOCK 50,
                                                   -- 50 MHz
   EXT CLOCK : in std logic;
                                                  -- External Clock
    -- Buttons and switches
   KEY : in std logic vector(3 downto 0);
                                                  -- Push buttons
   SW : in std_logic_vector(17 downto 0);
                                                 -- DPDT switches
   -- LED displays
```

```
HEXO, HEX1, HEX2, HEX3, HEX4, HEX5, HEX6, HEX7 -- 7-segment
displays
      : out std logic vector(6 downto 0);
    LEDG : out std_logic_vector(8 downto 0); -- Green LEDs LEDR : out std_logic_vector(17 downto 0); -- Red LEDs
    -- RS-232 interface
    UART TXD : out std logic;
                                                    -- UART transmitter
    UART RXD : in std logic;
                                                    -- UART receiver
    -- IRDA interface
-- IRDA_TXD : out std_logic;
                                                      -- IRDA
Transmitter
    IRDA RXD : in std logic;
                                               -- IRDA Receiver
    -- SDRAM
    DRAM DQ : inout std logic vector(15 downto 0); -- Data Bus
    DRAM ADDR : out std logic vector(11 downto 0); -- Address Bus
                                                     -- Low-byte Data
    DRAM LDQM,
Mask
                                                     -- High-byte Data
   DRAM UDQM,
Mask
    DRAM WE N,
                                                     -- Write Enable
    DRAM CAS N,
                                                     -- Column Address
Strobe
    DRAM RAS N,
                                                     -- Row Address
Strobe
                                                     -- Chip Select
    DRAM_CS_N,
                                                     -- Bank Address 0
    DRAM BA 0,
    DRAM BA 1,
                                                     -- Bank Address 0
    DRAM CLK,
                                                     -- Clock
    DRAM CKE : out std logic;
                                                    -- Clock Enable
    -- FLASH
    FL DQ : inout std logic vector(7 downto 0); -- Data bus
    FL ADDR : out std logic vector(21 downto 0); -- Address bus
    FL WE N,
                                                       -- Write Enable
    FL RST N,
                                                       -- Reset
    FL OE N,
                                                       -- Output Enable
    FL CE N : out std logic;
                                                       -- Chip Enable
    -- SRAM
    SRAM_DQ : inout std_logic_vector(15 downto 0); -- Data bus 16 Bits
    SRAM_ADDR : out std_logic_vector(17 downto 0); -- Address bus 18
Bits
    SRAM UB N,
                                                     -- High-byte Data
Mask
   SRAM LB N,
                                                     -- Low-byte Data
Mask
    SRAM WE N,
                                                     -- Write Enable
    SRAM CE N,
                                                     -- Chip Enable
    SRAM OE N : out std logic;
                                                     -- Output Enable
```

```
-- USB controller
    OTG DATA: inout std logic vector(15 downto 0); -- Data bus
    OTG ADDR : out std logic vector(1 downto 0); -- Address
    OTG CS N,
                                                    -- Chip Select
    OTG RD N,
                                                    -- Write
                                                    -- Read
    OTG WR N,
    OTG RST N,
                                                    -- Reset
    OTG FSPEED,
                                    -- USB Full Speed, 0 = Enable, Z =
Disable
   OTG LSPEED: out std logic; -- USB Low Speed, 0 = \text{Enable}, Z =
    OTG INTO,
                                                    -- Interrupt 0
    OTG INT1,
                                                    -- Interrupt 1
    OTG DREQ0,
                                                    -- DMA Request 0
    OTG DREQ1 : in std logic;
                                                    -- DMA Request 1
   OTG DACKO N,
                                                    -- DMA Acknowledge
0
   OTG DACK1 N : out std logic;
                                                   -- DMA Acknowledge
1
    -- 16 X 2 LCD Module
   LCD ON,
                                -- Power ON/OFF
   LCD BLON,
                                -- Back Light ON/OFF
   LCD RW,
                                -- Read/Write Select, 0 = Write, 1 =
Read
                                -- Enable
   LCD EN,
    LCD RS : out std logic;
                                -- Command/Data Select, 0 = Command, 1
   LCD_DATA : inout std_logic_vector(7 downto 0); -- Data bus 8 bits
    -- SD card interface
    SD DAT,
                                -- SD Card Data
    SD DAT3,
                                -- SD Card Data 3
    SD CMD : inout std logic; -- SD Card Command Signal
    SD CLK : out std logic;
                               -- SD Card Clock
    -- USB JTAG link
    TDI,
                                -- CPLD -> FPGA (data in)
    TCK,
                                -- CPLD -> FPGA (clk)
    TCS : in std logic;
                               -- CPLD -> FPGA (CS)
    TDO : out std logic;
                               -- FPGA -> CPLD (data out)
    -- I2C bus
    I2C SDAT : inout std logic; -- I2C Data
    I2C SCLK : out std logic;   -- I2C Clock
    -- PS/2 port
    PS2 DAT,
                                -- Data
    PS2 CLK : in std logic; -- Clock
```

```
-- VGA output
   VGA CLK,
                                                      -- Clock
                                                      -- H SYNC
   VGA HS,
                                                      -- V SYNC
   VGA VS,
   VGA BLANK,
                                                     -- BLANK
   VGA SYNC : out std logic;
                                                     -- SYNC
                                                     -- Red[9:0]
   VGA R,
                                                     -- Green[9:0]
   VGA G,
   VGA B : out unsigned(9 downto 0);
                                                     -- Blue[9:0]
   -- Ethernet Interface
   16Bits
   ENET CMD,
                     -- Command/Data Select, 0 = Command, 1 = Data
   ENET CS N,
                                                      -- Chip Select
   ENET WR N,
                                                      -- Write
   ENET RD N,
                                                      -- Read
   ENET RST N,
                                                     -- Reset
   ENET CLK : out std logic;
                                                     -- Clock 25 MHz
   ENET INT : in std logic;
                                                     -- Interrupt
   -- Audio CODEC
                                                     -- ADC LR Clock
   AUD ADCLRCK : inout std logic;
   AUD ADCDAT : in std logic;
                                                     -- ADC Data
                                                     -- DAC LR Clock
   AUD_DACLRCK : inout std_logic;
   AUD DACDAT : out std logic;
                                                     -- DAC Data
   AUD BCLK : inout std logic;
                                                      -- Bit-Stream
                                                     -- Chip Clock
   AUD_XCK : out std_logic;
   -- Video Decoder
   TD DATA : in std logic vector(7 downto 0); -- Data bus 8 bits
   TD HS,
                                              -- H SYNC
                                              -- V SYNC
   TD VS : in std logic;
                                              -- Reset
   TD RESET : out std logic;
   -- General-purpose I/O
   GPIO 0,
                                              -- GPIO Connection 0
   GPIO 1 : inout std logic vector(35 downto 0) -- GPIO Connection 1
   );
end top;
architecture datapath of top is
     component de2 i2c av config is
       port (
            iCLK : in std logic;
            iRST N : in std logic;
            I2C SCLK : out std logic;
            I2C SDAT : inout std logic
       );
```

```
end component;
signal clk dram : std logic := '0';
signal clk sys : std logic := '0';
signal clk25 : std logic := '0';
signal clk25 shift : std logic := '1';
signal reset n : std logic := '0';
signal VGA BLANK SIG : std logic := '0';
signal counter : unsigned(15 downto 0);
signal data_out : STD_LOGIC_VECTOR (255 downto 0);
signal mem_out : STD_LOGIC_VECTOR (255 downto 0);
signal data_out1 : STD_LOGIC_VECTOR (63 downto 0);
signal data_out2 : STD_LOGIC_VECTOR (255 downto 0);
signal Cur Col : unsigned (9 downto 0);
signal Cur Row
                      : unsigned (9 downto 0);
signal cur row from mem : unsigned (9 downto 0);
signal tex addr : unsigned (13 downto 0);
signal ctrl
                             : std logic := '0';
signal row_s
signal row_e
: unsigned (8 downto 0);
signal row_e
: unsigned (8 downto 0);
signal tex_rom_out : unsigned (23 downto 0);
signal flr rom out : unsigned (7 downto 0);
signal frame rate: unsigned (7 downto 0);
signal state out : std LOGIC VECTOR(11 downto 0);
signal sky out : STD LOGIC VECTOR (7 downto 0);
 signal sram mux
                            : std logic;
                          : std logic;
 signal data rdy
   signal isSide
                                   : std logic;
    signal isSide2
                                   : std logic;
    signal sideOut
                        : std logic;
    signal write en
                          : std logic;
                         : std_logic;
    signal bool
    signal boolToTex : std logic;
    signal texNumToTex : unsigned (3 downto 0);
    signal texNum2ToTex : unsigned (3 downto 0);
    signal sideToTex : std logic;
    signal boolOut : std logic;
                                  : unsigned (3 downto 0);
    signal texNum
    signal texNum2 : unsigned (3 downto 0);
signal texNumOut : unsigned (3 downto 0);
    signal texNum2Out : unsigned (3 downto 0);
    signal texX
                                   : unsigned (31 downto 0);
    signal texX2
                                    : unsigned (31 downto 0);
    signal floorX
                                   : unsigned (31 downto 0);
    signal floorY
                                   : unsigned (31 downto 0);
    signal line_minus_h : unsigned (31 downto 0);
    signal invline
                                   : unsigned (31 downto 0);
    signal line minus h2 : unsigned (31 downto 0);
    signal invline2 : unsigned (31 downto 0);
```

```
signal invdist_out : unsigned (31 downto 0);
signal drawStart : unsigned (31 downto 0);
                              : unsigned (31 downto 0);
      signal drawMid
      signal drawEnd
                                      : unsigned (31 downto 0);
      signal countout
                           : unsigned (31 downto 0);
      signal countout2
                           : unsigned (31 downto 0);
      signal colAddrOut
                               : unsigned (9 downto 0);
                             : unsigned (11 downto 0);
: unsigned (31 downto 0);
      signal floor pixel
      signal tmpPosX
      signal tmpPosY
                                   : unsigned (31 downto 0);
      signal ledSound
                            : std LOGIC VECTOR (15 downto 0);
      --FIFO signals
      signal rdempty sig : std logic;
      signal wrfull sig : std logic;
      signal rdreq sig : std logic;
      signal VGA BLANK_OUT : std_logic;
      signal q fifo : std logic vector (255 downto 0);
begin
-- process (clk sys)
-- begin
    if rising edge(clk sys) then
___
       clk25 \le not clk25;
___
             clk25 shift <= not clk25 shift;</pre>
-- end if;
-- end process;
  process (clk_sys)
  begin
    if counter = x"ffff" then
      reset n <= '1';
    else
      reset n <= '0';
      counter <= counter + 1;</pre>
    end if;
  end process;
  V0: entity work.sdram pll port map (
             inclk0 => CLOCK 50,
             c0 => clk dram,
             c1 => clk sys,
             c2 \Rightarrow c1k25
      );
      V7: entity work.pll 25 port map (
             inclk0 => clk sys,
             c0 \Rightarrow c1k25
--
      );
  V1: entity work.new doom port map (
```

```
-- 1) global signals:
     reset n => reset n,
     clk 0 => clk_sys,
       -- the niosInterface 0
        ctrl from the niosInterface 1 0 => ctrl,
     hardware data to the niosInterface 1 0 \Rightarrow ("00000000000000000000"
& std logic vector(frame rate) & "000" & data rdy),
     nios data from the niosInterface 1 0 => data out,
  -- the sram
    SRAM ADDR from the skygen 0 => SRAM ADDR,
    SRAM CE N from the skygen 0 => SRAM CE N,
    SRAM DQ to and from the skygen 0 => SRAM DQ,
    SRAM LB N from the skygen 0 \Rightarrow SRAM LB N,
    SRAM OE N from the skygen 0 \Rightarrow SRAM OE N,
    SRAM UB N from the skygen 0 => SRAM UB N,
    SRAM WE N from the skygen 0 => SRAM WE N,
-- SDRAM
      zs addr from the sdram 0 \Rightarrow DRAM ADDR(11 downto 0),
      zs ba from the sdram O(0) \Rightarrow DRAM BA 0,
      zs ba from the sdram O(1) \Rightarrow DRAM BA 1,
      zs cas n from the sdram 0 \Rightarrow DRAM CAS N,
      zs cke from the sdram 0 => DRAM CKE,
      zs cs n from the sdram 0 \Rightarrow DRAM CS N,
      zs dq to and from the sdram 0 \Rightarrow DRAM DQ(15 \text{ downto } 0),
      zs_dqm_from_the_sdram_0(0) => DRAM LDQM,
      zs_dqm_from_the_sdram_0(1) => DRAM_UDQM,
      zs_ras_n_from_the_sdram_0 => DRAM RAS N,
      zs_we_n_from_the_sdram_0 => DRAM WE N,
-- New
      Cur Row in to the skygen 0 => STD LOGIC VECTOR(Cur Row(9 downto
0)),
      FB angle in to the skygen 0 => STD LOGIC VECTOR (mem out (169
downto 160)), -- Need to Modify !!!!
      Sky pixel from the skygen 0 \Rightarrow sky out (7 downto 0),
      Sram mux out from the skygen 0 => sram mux,
   -- PS2
    PS2 Clk to the de2 ps2 1 => PS2 CLK,
    PS2_Data_to_the_de2_ps2 1 => PS2 DAT,
        -- the sound controller 0
        AUD ADCLRCK from the sound controller 0 => AUD ADCLRCK,
     AUD BCLK to and from the sound controller 0 => AUD BCLK,
     AUD DACDAT from the sound controller 0 => AUD DACDAT,
     AUD_DACLRCK_from_the_sound_controller_0 => AUD_DACLRCK,
     AUX XCK from the sound controller 0 => AUD XCK,
        AUD ADCDAT to the sound controller 0 => AUD ADCDAT,
        led from the sound controller 0 => ledSound, --LEDR
         -- the tri state bridge 0 avalon slave
        address to the cfi flash 0
                                                   => FL ADDR,
        data to and from the cfi flash 0 \Rightarrow FL DQ,
        read n to the cfi flash 0
                                                  => FL OE N,
```

```
select_n_to_the_cfi_flash_0 => FL_CE_N,
      write n to the cfi flash 0
                                                => FL WE N
);
V2: entity work.de2 vga raster port map (
 reset => '0',
clk => clk25,
    bool
            => boolOut,
 VGA_CLK => VGA_CLK,
VGA_HS => VGA_HS,
VGA_VS => VGA_VS,
VGA_BLANK => VGA_BLANK,
   VGA BLANK SIG => VGA BLANK SIG,
 VGA_SYNC => VGA_SYNC,
VGA_R => VGA_R,
 VGA_G => VGA_G,
VGA_B => VGA_B,
     is Side => sideOut,
     Row Start => unsigned(mem out(25 downto 17)),
     Row_Mid => unsigned(mem_out(186 downto 178)),
Row_End => unsigned(mem_out(16 downto 8)),
     Col_Color sky => unsigned(sky_out), --Need to Modify
     Col Color => tex rom out,
     texNum => texNumOut,
     texNum2 => texNum2Out,
    Flr Color => flr rom out,
     Cur_Row => Cr
Cur_Col => Cur_Col
                => Cur Row,
);
V3: entity work.tex gen port map (
 reset => '0',
                         -- Should be 50 MHz
  clk => clk25,
     --c1k25 \Rightarrow c1k25,
     bool \Rightarrow mem out (223),
     boolOut => boolOut,
     Cur Row => "00" & Cur Row from mem,
     side1 => mem out(63),
     side2 => mem out(62),
     texNumOut => texNumOut,
     texNum2Out => texNum2Out,
     texNum => unsigned(mem out(227 downto 224)),
     texNum2 => unsigned(mem out(231 downto 228)),
     line minus h => signed(mem out(61 downto 44)),
     line minus h2 => signed(mem out(222 downto 205)),
     invLineHeight => unsigned(mem out(43 downto 26)),
     invLineHeight2 => unsigned(mem_out(204 downto 187)),
     texX
                              => unsigned(mem out(7 downto 2)),
     texX2
                              => unsigned(mem out(177 downto 172)),
     tex addr out
                     => tex addr,
     sideOut => sideOut,
     Row End => unsigned(mem out(16 downto 8)),
     Row Mid => unsigned(mem out(186 downto 178)),
     floorX
                                    => unsigned(mem out(81 downto 64)),
    floorY
                                    => unsigned(mem out(99 downto 82)),
```

```
tmpPosX
                                    => unsigned(mem out(117 downto
100)),
                                    => unsigned (mem out (135 downto
      tmpPosY
118)),
                            => unsigned(mem out(147 downto 136)),
      invDistWall
                                          => Cur Row from mem(8 downto
0)
 );
  V4: entity work.texture rom port map (
    --clk => clk sys,
      tex addr => tex addr,
       tex data => tex rom out
 );
 V9: ENTITY work.FIFO port map(
            data => x"FFF" &
                                          "O" &
                                          VGA BLANK OUT &
                                          std logic vector (colAddrOut)
&
                                          std logic vector(texNum2) &
                                          std_logic_vector(texNum) &
                                          bool &
      std logic vector(line minus h2(17 downto 0)) &
                                          std logic vector(invline2(17
downto 0)) &
                                          std logic vector(drawMid(8
downto 0)) &
                                          std logic vector(texX2(5
downto 0)) &
                                          std LOGIC VECTOR(data out(169
downto 160)) &
                                          x"FFF" &
      STD LOGIC VECTOR (invdist out (11 downto 0)) &
                                          STD LOGIC VECTOR (tmpPosY(17
downto 0)) &
                                          STD LOGIC VECTOR (tmpPosX(17
downto 0)) &
                                          STD LOGIC VECTOR (floory (17
downto 0)) &
                                          STD LOGIC VECTOR (floorX (17
downto 0)) &
                                          isSide & isSide2 &
      STD_LOGIC_VECTOR(line_minus_h(17 downto 0)) &
                                          STD LOGIC VECTOR (invline (17
downto 0)) &
                                          STD LOGIC VECTOR (drawStart (8
downto 0)) &
                                          STD LOGIC VECTOR (drawEnd(8
downto 0)) &
```

```
STD LOGIC VECTOR(texX(5
downto 0)) &
                                       "00",
           rdclk => clk25,
rdreq => rdreq_sig,
wrclk => clk_sys,
           wrreq
                     => write en,
                     => q_fifo,
                      => rdempty_sig ,
           rdempty
                   => wrfull_sig
           wrfull
     );
     rdReqGen: process (rdempty sig)
     begin
           rdreq sig <= not rdempty sig;</pre>
     end process rdReqGen;
 V5: entity work.memcustom port map (
           clock => clk25,
           data
                           => data out,
           data
                           => q fifo,
           rdaddress => Cur Col,
           rd req => rdreq sig,
           wraddress => colAddrOut,
           wraddress => data_out(255 downto 246),
           --wren
                         => write en,
     --VGA_BLANK => VGA_BLANK_SIG,
                   => cur_row,
           row in
                     => cur row from mem,
           row out
           wren
                          => ctrl,
                                 => mem out
     );
      V6: entity work.framerate calc port map (
                 => clk sys, -- Should be 50 MHz
            wr addr => unsigned(data out(255 downto 246)),
            frame rate => frame rate
     );
     V7: entity work.ray FSM port map (
                                     => clk sys,
--
                      VGA BLANK
                                => VGA_BLANK_SIG,
                      control
                                  => ctrl,
                      reset
                                       => data out(240),
                      posX
                                       => unsigned(data out(31
downto 0)),
                                      => unsigned(data out(63
                      posY
downto 32)),
                      countstep => unsigned(data out(95 downto
64)),
```

```
rayDirX
                                       => signed(data out(127 downto
96)),
                                        => signed(data out(159 downto
                       rayDirY
128)),
                       colAddrIn => unsigned(data out(255 downto
246)),
                       isSide
                                        => isSide,
                       texNum
                                        => texNum,
                                        => texX,
__
                       texX
                       floorX
                                        => floorX,
                       floorY
                                        => floorY,
                       tmpPosXout => tmpPosX,
___
                       tmpPosYout => tmpPosY,
                       countout
                                        => countout,
                       line minus h => line minus h,
                       invline => invline,
__
                       invdist out => invdist out,
                       drawStart => drawStart,
                       drawEnd
                                  => drawEnd,
__
--
                       colAddrOut => colAddrOut,
                       state out => state out,
__
                                 => write_en,
___
                                      => data rdy
                       ready
     );
--
     V8: entity work.ray FSM port map (
                       clk
                                    => clk sys,
                       control
                                   => ctrl,
                       VGA BLANK => VGA BLANK SIG,
                       VGA_BLANK_OUT => VGA_BLANK_OUT,
                       wrfull => wrfull_sig ,
                                          => unsigned(data out(31
                       posX
downto 0)),
                       posY
                                          => unsigned(data out(63
downto 32)),
                       countstep
                                   => unsigned(data out(95 downto
64)),
                                          => signed(data out(127
                       rayDirX
downto 96)),
                                          => signed(data out(159
                       rayDirY
downto 128)),
                       colAddrIn => unsigned(data out(255 downto
246)),
                       tmpPosXout => tmpPosX,
tmpPosYout => tmpPosY,
                       isSide
                                   => isSide,
                       isSide2
                                   => isSide2,
                                   => bool,
                       bool
                                   => texNum,
                       texNum
                                   => texNum2,
                       texNum2
                                    => texX,
                       texX
                       texX2
                                    => texX2,
                                   => floorX,
                       floorX
                       floorY
                                   => floorY,
                       countout
                                          => countout,
                       countout2 => countout2,
                       line minus h => line minus h,
```

```
invline => invline,
                          line minus h2 \Rightarrow line minus h2,
                          invline2 => invline2,
invdist_out => invdist_out,
                          drawStart => drawStart,
                          drawMid
drawEnd
                                        => drawMid,
                                       => drawEnd,
                          colAddrOut => colAddrOut,
WE => write_en,
                          ready
                                          => data rdy,
                          state out => state out
);
  i2c : de2 i2c_av_config port map (
    I2C SCLK => I2C SCLK,
    I2C SDAT => I2C SDAT
  HEX7
          <= "0001001"; -- Leftmost
  HEX6
          <= "0000110";
  HEX5
          <= "1000111";
          <= "1000111";
  HEX4
          <= "1000000";
  HEX3
 HEX2 <= (others => '1');
HEX1 <= (others => '1');
HEX0 <= (others => '1');
LEDG <= (others => '1');
LEDR <= state_out & "000000";
                                           -- Rightmost
 LCD ON <= '1';
  LCD BLON <= '1';
 LCD RW <= '1';
  LCD EN <= '0';
  LCD RS <= '0';
  SD DAT3 <= '1';
  SD CMD <= '1';
  SD CLK <= '1';
  UART TXD <= '0';
  --DRAM ADDR <= (others => '0');
  --DRAM LDQM <= '0';
  --DRAM UDQM <= '0';
  --DRAM WE N <= '1';
  --DRAM CAS N <= '1';
  --DRAM RAS N <= '1';
  --DRAM CS N <= '1';
  --DRAM BA 0 <= '0';
  --DRAM BA 1 <= '0';
  DRAM CLK <= clk dram;
  --DRAM CKE <= '0';
  --FL ADDR <= (others => '0');
  --FL WE N <= '1';
  FL RST N <= '1';
```

```
--L OE N <= '1';
  --FL CE N <= '1';
  OTG ADDR <= (others => '0');
  OTG_CS N <= '1';
  OTG RD N <= '1';
  OTG RD N <= '1';
  OTG WR N <= '1';
  OTG RST N <= '1';
  OTG FSPEED <= '1';
  OTG LSPEED <= '1';
  OTG_DACKO_N <= '1';
  OTG DACK1 N <= '1';
  TDO <= '0';
  ENET CMD <= '0';
  ENET CS N <= '1';
  ENET WR N <= '1';
  ENET RD N <= '1';
  ENET RST N <= '1';
  ENET CLK <= '0';
  TD RESET <= '0';
  --I2C SCLK <= '1';
  --AUD DACDAT <= '1';
  --AUD XCK <= '1';
  -- Set all bidirectional ports to tri-state
  DRAM_DQ <= (others => 'Z');
  --FL DQ
              <= (others => 'Z');
  SRAM DQ <= (others => 'Z');
  OTG DATA <= (others => 'Z');
  LCD DATA <= (others => 'Z');
             <= 'Z';
  SD DAT
 --I2C_SDAT <= 'Z';
ENET_DATA <= (others => 'Z');
  --AUD ADCLRCK <= 'Z';
  --AUD DACLRCK <= 'Z';
  --AUD BCLK <= 'Z';
  \begin{array}{lll} \texttt{GPIO} & \texttt{O} & <= (\texttt{others} => \texttt{'Z'}); \\ \texttt{GPIO} & \texttt{I} & <= (\texttt{others} => \texttt{'Z'}); \\ \end{aligned} 
end datapath;
______
```

helloworld.c

```
#include <math.h>
#include <io.h>
#include <system.h>
#include <stdio.h>
#include "sky.h"
```

```
//#define lookupLength 3480
//#define RAD 0.0018055130193045
//#define HALF RAD 0.00090275650965225
#define lookupLength 4096
#define RAD 0.0015339807878856
#define HALF RAD 0.0007669903939428
//#define lookupLength 3072
//#define RAD 0.0020453077171808
//#define HALF RAD 0.0010226538585904
#define screenWidth 640
#define halfScreenWidth 320
#define screenHeight 480
#define texWidth 64
#define texHeight 64
#define mapWidth 32
#define mapHeight 32
#define extensionFactor 5
#define loopbackFactor 4
#define RED 8BIT 0xE0 //red
#define GREEN 8BIT 0x1C //green
#define BLUE 8BIT 0x03 //blue
#define YELLOW 8BIT 0xFC //yellow
#define WHITE 8BIT OxFF //white
#define VIOLET 8BIT 0xE2 //violet
#define CTRL WRITE HIGH 0
#define CTRL WRITE LOW 0
#define posShift 22
#define IOWR RAM DATA(base, offset, data) \
IOWR 32DIRECT(base, (offset*4), data)
#define IORD RAM DATA(base, offset) \
IORD 32DIRECT(base, (offset*4) )
#define IOSKYWR RAM DATA(base, offset, data) \
 IOWR 16DIRECT(base, (offset) * 2, data)
char worldMap[mapWidth][mapHeight]=
9,0,0,7,0,8,0,8,0,0,8,7,0,2,5,2,6,2,5,2,0,6,0,0,0,0,0,0,0,0,0,0,9,
9,2,3,3,0,0,0,0,0,8,8,4,0,0,0,0,0,0,0,0,0,0,0,6,0,0,6,0,0,6,0,0,9,
9,0,0,0,0,0,0,0,0,0,8,4,0,0,0,0,0,6,6,6,0,6,7,0,0,0,5,0,0,0,0,9,
9,8,8,8,0,8,8,8,8,8,8,4,4,4,4,4,6,0,0,0,0,0,0,0,0,0,0,0,7,0,9,
9,6,7,7,0,7,7,7,7,0,8,0,8,0,8,0,8,4,0,4,0,6,7,0,0,0,0,0,0,0,0,9,
9,7,0,0,0,0,0,0,7,8,0,8,0,8,0,8,8,6,4,6,0,6,6,0,0,0,0,0,0,0,0,9,
9,2,7,7,0,7,7,7,8,8,4,0,6,8,4,8,3,3,3,0,3,6,0,0,0,0,0,0,0,0,9,
9,6,2,2,0,2,2,2,2,4,6,4,0,0,6,0,6,3,0,0,0,0,0,0,0,0,0,0,0,0,0,9,
```

```
9,6,0,0,0,0,0,2,2,4,0,0,0,0,0,0,4,3,0,0,0,6,0,0,0,0,0,0,0,0,0,9,
 9,0,0,0,0,0,0,0,2,4,0,0,0,0,0,0,4,3,0,0,0,0,0,0,3,2,0,4,3,0,0,9,
 9,7,0,0,0,0,0,1,4,4,0,4,4,6,0,6,3,3,0,0,0,0,0,0,0,0,0,0,0,0,9,
 9,0,0,0,0,0,0,0,2,2,2,2,0,2,2,2,6,6,0,0,5,0,5,0,0,0,0,0,0,0,0,0,0,0,9,
 9,7,0,0,0,0,0,2,2,2,0,0,0,2,2,3,5,0,5,0,0,0,5,0,0,0,0,0,0,0,0,0,9,
 9,7,0,0,0,0,0,0,3,4,2,1,1,2,0,4,4,3,1,2,2,0,0,0,0,0,0,0,0,0,0,9,
 9,2,0,2,7,2,7,2,2,2,0,7,0,8,8,0,5,0,4,0,7,0,0,0,0,0,0,0,0,0,0,9,
 9,2,0,2,7,2,7,2,2,2,0,7,0,8,8,0,5,0,4,0,7,0,0,0,0,0,0,0,0,0,0,9,
 9,2,0,2,0,0,0,0,2,2,0,7,0,8,8,0,5,0,4,0,7,0,0,0,0,0,0,0,0,0,0,9,
 9,2,0,2,0,2,0,0,0,0,0,7,0,8,8,0,3,0,4,0,7,0,0,0,0,0,0,0,0,0,0,9,
 9,2,0,2,0,2,0,2,2,2,0,2,0,8,8,0,5,0,4,0,7,0,0,0,0,0,0,0,0,0,0,0,9,
 9,2,0,2,0,2,0,0,0,1,0,2,0,3,3,0,5,0,4,0,7,0,0,0,0,0,0,0,0,0,0,0,9,
 9,2,0,2,0,2,7,2,0,2,0,1,0,8,8,0,3,0,4,0,7,0,0,0,0,0,0,0,0,0,0,0,9,
 9,2,0,2,0,2,7,1,0,1,0,1,0,8,8,0,5,0,4,0,7,0,0,0,0,0,0,0,0,0,0,0,9,
 /// INTERRUPT VARIABLES
volatile int offset=0;
volatile alt u8 new = 128;
static void note isr (void * context, alt u32 id) {
     //if(offset>=14531){
     if(offset>=227327){
           offset=0;
     }
     else{
           offset++;
     new = IORD 8DIRECT(CFI FLASH 0 BASE, offset);
     IOWR 8DIRECT (SOUND CONTROLLER 0 BASE, 0, new);
     return;
//fixed point conversion functions
int doubleToInt(double);
void DrawTexture (unsigned int columnIndex, unsigned int texX, unsigned int
rowStart, unsigned int rowEnd, unsigned int side, unsigned int texNum,
unsigned int invLineHeight , unsigned int line minus h);
void DrawAccelerate(int angle, int posX, int posY, int countstep, int
rayDirX, int rayDirY, unsigned int columnIndex);
int absVal(int v);
///UNECESSARY CAN BE IMPLEMENTED WITHOUT THESE TWO LOOKUP
int dirsine[lookupLength];
int dircosine[lookupLength];
/// MEMORY HERE CAN BE CUT DOWN IF NECESSARY
int sine[lookupLength];
int cosine[lookupLength];
```

```
int main()
      IOWR RAM DATA(NIOSINTERFACE 1 0 BASE, 0, 0);
      int \overline{dir} = 0;
      int posX = doubleToInt(21.5), posY = doubleToInt(11.5); //x and y
start position
       int x = 0;
       int p, q;
  IOSKYWR RAM DATA(SKYGEN 0 BASE, 262143, 0x0000);
 for (p = 0; p < 480; p++) {
        for (q = 0; q < 512; q++)
        {
               IOSKYWR RAM DATA (SKYGEN 0 BASE, p*512+q,
(sky[p*1024+q*2+1] << 8) + (sky[p*1024+q*2]));
  }
  IOSKYWR RAM DATA(SKYGEN 0 BASE, 262143, 0x000F);
  double sine temp;
  double cosine_temp;
      for (x = 0; x < lookupLength; x++)
      {
             //calculate ray position and direction
             sine temp = sin(x*RAD + HALF RAD);
             cosine temp = cos(x*RAD + HALF RAD);
             dirsine[x] = doubleToInt(sin(x*RAD));
             dircosine[x] = doubleToInt(cos(x*RAD));
             sine[x] = doubleToInt(sine temp)>>extensionFactor;
             cosine[x] = doubleToInt(cosine temp)>>extensionFactor;
      }
 int angle;
  int fish angle;
 int move;
 int rayDirX;
 int rayDirY;
 int count step;
 int k;
 int forward = 0;
 int backward = 0;
 int left = 0;
 int right = 0;
 unsigned char code = 0;
 int hardwareData = 0;
  alt irq register(SOUND CONTROLLER 0 IRQ , NULL, (void*) note isr);
 while(1)
```

```
{
    x = 0;
 for(k = -halfScreenWidth; k < halfScreenWidth; k++)</pre>
      if ((k \& 0xF) == 0)
             code = 0;
             code = IORD 8DIRECT(DE2 PS2 1 BASE, 1);
             switch(code)
                   case 'u':
                          forward = 1;
                          backward = 0;
                         break;
                   case 'r':
                          forward = 0;
                          backward = 1;
                         break;
                   case 't':
                         right = 1;
                          left = 0;
                         break;
                   case 'k':
                         left = 1;
                          right = 0;
                         break;
                   case 'U':
                          forward = 0;
                          break;
                   case 'R':
                         backward = 0;
                          break;
                   case 'T':
                         right = 0;
                         break;
                   case 'K':
                         left = 0;
                         break;
                   case ')':
                       forward = 0;
                       backward = 0;
                       right = 0;
                       left = 0;
                       break;
            }
     }
      angle = (dir + k) &0xFFF;
      fish_angle = k&0xFFF;
    //calculate ray position and direction
   rayDirX = cosine[angle];
   rayDirY = sine[angle];
   count_step = cosine[fish_angle];
```

```
DrawAccelerate(angle, posX, posY, count_step, rayDirX, rayDirY, x);
     IOWR RAM DATA(NIOSINTERFACE 1 0 BASE, 0, 0);
     hardwareData = IORD 32DIRECT(NIOSINTERFACE 1 0 BASE, 1);
       while (!(hardwareData & 1)){
              hardwareData = IORD 32DIRECT(NIOSINTERFACE 1 0 BASE, 1);
      IOWR RAM DATA (NIOSINTERFACE 1 0 BASE, 0, 0xffffffff);
     x++;
    //move forward if no wall in front of you
    if (forward == 1)
        move = dircosine[dir]>>4;
        if (worldMap[(posX + move)>>posShift][posY>>posShift] == 0)
                posX += move;
        move = dirsine[dir]>>4;
        if (worldMap[posX>>posShift] [ (posY+move) >>posShift] == 0)
                posY += move;
    //move backwards if no wall behind you
    if (backward == 1)
        move = dircosine[dir]>>4;
        if (worldMap[(posX - move)>>posShift][posY>>posShift] == 0)
                posX -= move;
        move = dirsine[dir]>>4;
        if (worldMap[posX>>posShift] [ (posY - move) >>posShift] == 0)
                posY -= move;
    //rotate to the right
    if (right == 1)
     //both camera direction and camera plane must be rotated
      dir = (dir +13) \& 0xFFF;
    //rotate to the left
    if (left == 1)
      //both camera direction and camera plane must be rotated
       dir = (dir - 13) \& 0xFFF;
  }
    return 0;
int absVal(int v)
 return v * ((v>0) - (v<0));
int intToDouble(int a)
   return a>>posShift;
```

}

```
}
int doubleToInt(double a)
   return (int) (a*(1<<posShift));</pre>
void DrawTexture (unsigned int columnIndex, unsigned int texX, unsigned int
rowStart, unsigned int rowEnd, unsigned int side, unsigned int texNum,
unsigned int invLineHeight , unsigned int line minus h)
      IOWR_RAM_DATA(NIOSINTERFACE_1_0_BASE, 8, (columnIndex << 22));</pre>
      IOWR RAM DATA(NIOSINTERFACE 1 0 BASE, 1, ((texNum & 3) + (texX <<2) +
(rowEnd<< 8) + (rowStart<<17)+ ((invLineHeight & 0x3F)<<26)));</pre>
      IOWR RAM DATA(NIOSINTERFACE 1 0 BASE, 2, ((invLineHeight & 0x3FFFF)
>> 6) + ((line minus h & 0x3FFFF) << 12 ) + (side << 31));
      IOWR RAM DATA(NIOSINTERFACE_1_0_BASE, 0, 1);
      IOWR RAM DATA(NIOSINTERFACE 1 0 BASE, 0, 0);
void DrawAccelerate(int angle, int posX, int posY, int countstep, int
rayDirX, int rayDirY, unsigned int columnIndex)
      IOWR RAM DATA(NIOSINTERFACE 1 0 BASE, 8, (columnIndex << 22));</pre>
      IOWR RAM DATA (NIOSINTERFACE 1 0 BASE, 1, posX);
      IOWR RAM DATA(NIOSINTERFACE 1 0 BASE, 2, posy);
      IOWR RAM DATA(NIOSINTERFACE 1 0 BASE, 3, countstep);
      IOWR RAM DATA(NIOSINTERFACE 1 0 BASE, 4, rayDirX);
      IOWR RAM DATA(NIOSINTERFACE 1 0 BASE, 5, rayDirY);
      IOWR RAM DATA(NIOSINTERFACE 1 0 BASE, 6, angle & 0x03FF);
______
```

readwav.m

```
clear all;
fp=fopen('F:\Embedded System\music\msg.txt','w');
fid=fopen('F:\Embedded System\music\sound.bin','wb');
[s,sr,n]=wavread('F:\Embedded System\music\intwap.wav');
[s1,sr1,n1]=wavread('F:\Embedded System\music\msg.wav');
data=s*(2^8/2)+(2^8/2);
data=floor(data);
data1=s1*(2^8/2)+(2^8/2);
data1=floor(data1);
offset=1;
whole=zeros(400000,1);
for i=1:2:length(data)
    whole (offset) = data(i);
    offset=offset+1;
end
for i=1:length(data1)
```