


CUDoom: Raycasting Video Game

Alden Goldstein, Edward Garcia
Minyun Gu, Wei-Hao Yuan, Yiming Xu

Original Proposal



Milestone 1

- Implement raycasting algorithm in software
- Design several mazes

Milestone 2

- Integrate the algorithm with FPGA
- Realize hardware acceleration for the algorithm
- Display the world properly on screen

Milestone 3



- Add audio output to the game
- Complete game features, i.e. player movement, interface

30 FPS Goal, Raycasting in software, SRAM Framebuffer


Actual Implementation

- All milestones complete
- 60 Frames per second
- Hardware raycasting acceleration
- Wall textures, floor textures, sky generation
- Multiple wall heights
- Background music from flash memory

System Overview



LEGEND



Software Overview

- Keeps track of player position
 - Local copy of world map
 - Polls keyboard and updates player direction /position
- Keeps track of casting rays from player's FOV
 - Calculates and stores angle measurements
 - Passes individual rays and player position to hardware
- Generates Music
 - Keeps track of sound generation through interrupts
 - Fetches new samples from flash memory


Hardware Overview

- Two main clock domains: Nios components (50 MHz), VGA Components (25 MHz)
- Raycasting acceleration calculates ray extension loop and generates intermediate variables such as wall heights
- Memory buffer for intermediate variables protected by dual clock FIFO
- Separate wall texture, floor texture, and sky components generate pixel calculations on VGA timings

Ray Casting in a Nutshell


- We cast raysobviously!
- Based on perspective, farther walls appear smaller...more precisely, column height = inverse distance
- 2-D map layout, based on a matrix, thus all walls must be square (can be diagonal in more advanced ray casters)
- So, we cast rays to find wall on 2-D map, and used the distance to calculate the perceived column height

How to find walls



Lode Vandevenne, Lode's Computer Graphics Tutorial,
<http://lodev.org/cgtutor/raycasting.html>, 2007

DDA



- Modified Bresenham's
- Covers ALL Walls
- Used in LodeV's software template
- FAST and never misses a wall
- Seems ideal...right??

Lode Vandevenne, Lode's Computer Graphics Tutorial,
<http://lodev.org/cgtutor/raycasting.html>, 2007

LoopBack

- Because hops in DDA are quantized, it can be prone to ugly, erratic, errors if not enough precision is used (such as fixed point software)
- A happy medium is to employ a loopback, in which edges are refined after iteration.
- The artifact from missing a wall is much more predictable and less ugly than those of DDA, and rest of the wall is smooth as with DDA. Slower, but more robust = less risky option for our project

Ray FSM

Motivation: Casting Rays is an iterative procedure...
can be very slow as mentioned

To get across a 32 X 32 map using 1/32 of a square
increments, can be as large as....


$32 \times 32 \times \sqrt{2} = 1500$ iterations per column


→ $1500 \times 640 =$

almost 1 million iterations per frame!

Ray FSM (continued)

- Loops in software carry large overhead + serial instructions within loop
- Why not increment at 50 MHz --> need hardware
- Share burden between hardware and software = efficient pipelining





Frame Sync


- Edwards wanted Frame Sync, so naturally we put it in...
- David wanted Anti-Aliasing, so naturally we left it out...

Why Frame Sync was annoying


- Not too big of a deal...just double memories, have software wait on V-blank (via FSM), and toggle memories on V-blank... so why is it hard?
- 224 bits of parameters per column X 640 columns, naturally lends itself to 256 bits of parameters and 1024 addresses...
- But this is too big when we double it!!

Memory


- Two Solutions: Cut bits or cut addresses
- Cut down bits to 192, and splice a 128 bit by 1024 memory, with a 64 bit by 1024 memory. Requires 96 M4K blocks according to Megafunction Wizard.
- Use a full 256 bits, but have a memory with 512 addresses and a memory with 128 addresses. Requires 74 M4K blocks according to Megafunction Wizard.
- We used second scheme, to preserve memory and bits (help image more), however, switching addresses lead to a strange ugly line where switch was. We fix this by using memory addressing scheme on the next page




Old Scheme (Reads and Writes)




New Scheme (Writes)



New Scheme (Reads)






FIFO


Motivation: System crashes, seemed to be result of corrupted M4K memory. M4K was interacting with two clocked domains, read addresses and outputs went to 25 MHz domain, writes came from 50 MHz domain (writes come from FSM)

Solution: Make M4K run on 25 MHz, add FIFO to allow Ray FSM to write to M4K Ram. Column addresses (and blank signal), appended to data, M4K constantly reads from FIFO and writes to address encapsulated within data


VGA Rastering




VGA Rastering




Texture Generation




Critical Timing



Sky generator block diagram




Sky Generation




Sky Generation Timing

- There is no clock in SRAM, it is controlled by address
- Maximum Data Delay is 15 ns, whether the clock is 40ns or 20ns



Asynchronous SRAM interface



IS61LV25616


ISSI[®]

TRUTH TABLE

Mode	WE	CE	OE	LB	UB	I/O PIN		Vcc Current
						I/O0-I/O7	I/O8-I/O15	
Not Selected	X	H	X	X	X	High-Z	High-Z	I _{SB1} , I _{SB2}
Output Disabled	H	L	H	X	X	High-Z	High-Z	I _{CC}
	X	L	X	H	H	High-Z	High-Z	
Read	H	L	L	L	H	Dout	High-Z	I _{CC}
	H	L	L	H	L	High-Z	Dout	
	H	L	L	L	L	Dout	Dout	
Write	L	L	X	L	H	Din	High-Z	I _{CC}
	L	L	X	H	L	High-Z	Din	
	L	L	X	L	L	Din	Din	


SDRAM architecture

FUNCTIONAL BLOCK DIAGRAM




SDRAM controller diagram

- The SOPC generated controller would transmit data to DRAM according FSM




SDRAM interface

- After SOPC generating SDRAM controller, we integrated the controller according this diagram
- We also need to generate PLL for proper operation
 - To generate a DRAM clock ahead by 3 ns





Keyboard




PS2 interface

- Keyboard controller from Lab3
- Serial interface with CK, DAT
- Data would be put to register for Nios polling





Data_request 




**Sample
(8-bit wid
22kHz sam
rate)
Loaded b
Flash pro
in advanc

As the sound controller can

see:

Writing to sound_controller happens (write&chipselect);
Clear the irq



Other issues: Why Flash? How about Buffering?
Choose the Sampling frequency

Key Difficulties

- Raycasting Speed
- SRAM Clock Domain
- SDRAM Clock Domain
- M4K Clock Domain
- Audio Interrupts
- Memory Division Screen Glitches
- Debugging with Unreliable Peripheral

Lessons Learned

- Pay attention to Clock Domains (Eddy)
- Hardware Debugging is as valuable as software debugging (Minyun and Wei)
- ModelSim is invaluable (Yiming)
- No Printf's in interrupts (Minyun)
- Persistence is key; You can accomplish anything if you have the patience to learn it. (Alden)