Watch Out!

Shangru Li
Zachary Salzbank
Introduction

Watch Out! is a game in which the player must jump from one platform to another in order to avoid hitting the top of the screen. The game gets progressively more difficult as time goes on. The platforms will begin to move faster and the distance between platforms will increase. The game has no ending, as long as the player can survive the increased difficulty level. The player's score increases when they jump from one platform to the next. The goal of the game is to get the highest score.

There are five different types of platforms:
- Brick: A standard platform with no special properties.
- Sand: A platform that disappears after a short period of time.
- Spike: This platform reduces the health of the player and bounces them.
- Bounce: The player bounces when this platform is landed on.
- Health: Results in the player's health being increased by one heart.

Architecture

In order to create the game, multiple components will be required to provide the different functionalities needed. Controllers must be designed for each of these components:

- VGA Display (Video Controller)
- Speakers (Audio Controller)
- Rotary Switch (Input Controller)

These components will be controlled by a NIOS processor that will be programmed onto the FPGA. All of these components are connected together through the Avalon Bus. The main game software will be run on the processor.
Implementation

Video Controller
The objects shown on the VGA display are controlled by the video controller. The controller can be accessed via the Avalon bus. Once selected for usage (reading or writing), the two most significant bits of the address are used to determine what is being changed.

<table>
<thead>
<tr>
<th>Address MSB</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>00</td>
<td>Set Tile Type</td>
</tr>
<tr>
<td>01</td>
<td>Set Player Property</td>
</tr>
<tr>
<td>10</td>
<td>Set Tile Scroll Speed</td>
</tr>
<tr>
<td>11</td>
<td>Clear Display Update Interrupt</td>
</tr>
</tbody>
</table>

These functions allow the software to control all the aspects of what is being displayed. In general, there are two major sub-components to the display system: the player display and the tile system. In addition, an interrupt is used to notify the software about when to update these components. This interrupt prevents elements on the screen from flashing when they are not supposed to.

When determining what data to display on the screen for a specific pixel, the hardware first determines if the player should be displayed. If so, the player data for the specified coordinate is shown. Otherwise, tile data is shown.
Player Display

The player is the representation of the user in the game. The pixel data for the player is stored in a ROM on the FPGA.

Three properties are available to control the display of the player: x position, y position and facing direction. To select which property is being modified, the following scheme is used:

<table>
<thead>
<tr>
<th>Address LSB</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>00</td>
<td>X Position</td>
</tr>
<tr>
<td>01</td>
<td>Y Position</td>
</tr>
<tr>
<td>10</td>
<td>Facing Direction</td>
</tr>
</tbody>
</table>

Writing to these addresses modifies registers on the FPGA. These registers are used to determine if the player is being displayed at a certain coordinate, and if so, what facing direction should be shown on the screen.

Tile System

Everything displayed on the screen other than the player is part of the tile system. The screen is divided into 30 rows of 40 tiles - a total of 1200 tiles. Each tile is 16x16 pixels. Pixel data for each of the 35 types of tiles is stored in a ROM on the FPGA. In addition, there is a RAM consisting of 1280 positions which is able to accommodate 32 rows of 40 tiles. The extra two lines are used to allow the software to update what is being displayed with ample extra time before it is actually shown.

Setting Tiles

In order to modify what is being displayed in a specific tile position, the software modifies the RAM value corresponding to the position of the tile. The value at this position is set to the index of the tile that should be displayed.

<table>
<thead>
<tr>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>Tile Y Coordinate</td>
<td>Tile X Coordinate</td>
</tr>
</tbody>
</table>

The value from the RAM is used to lookup the specific pixel data in the ROM for the current coordinate being displayed.
**Tile Scrolling**

In order to make the platforms look like they are scrolling up, two offset registers are used when determining what data to display for a certain position: the pixel offset and the tile offset.

The *pixel offset register* is used to determine how many pixels each tile should be shifted upwards from their base position. For example: if we were trying to display tile (4, 7) and pixel offset is zero, the pixel at (64, 112) would display data from whatever is referenced in the RAM at (4, 7). However, if we were trying to display the same tile, but pixel offset was set to one, the pixel at (64, 112) would display the second row of pixel data from whatever is referenced in the RAM at (4, 7). The pixel at (64, 127) would display the first row of pixel data from whatever is referenced in the RAM at (4, 8).

The *tile offset register* is used to offset the displayed tile by zero or more full tiles. When the current value of the pixel offset is 15, the tile offset register increases. The tile offset register allows the software to change only the next row of tiles when a new row is to be displayed, instead of changing every row in the RAM.

Both registers are accessible from the software by reading the vga controller (at any address).

<table>
<thead>
<tr>
<th>Row</th>
<th>Tile Offset</th>
</tr>
</thead>
<tbody>
<tr>
<td>7</td>
<td>Tile (4, 7)</td>
</tr>
<tr>
<td>8</td>
<td>Tile (4, 8)</td>
</tr>
</tbody>
</table>

These values are helpful for determining if the player has landed on one of the platforms.

**Stationary Rows**

The two topmost rows in the RAM do not scroll. They are always shown as the top two rows of
the display. This area is used to display information to the player, such as score and health.

Scroll Speed
The speed at which the tiles scroll is controlled by software. A maximum counter value register is used to determine how often the display is scrolled by one pixel. When the value of a counter reaches the maximum value, a pixel is scrolled. A larger value for this register will result in a slower scrolling speed. A special value for this register is 0, which means that no scrolling should occur.

Screen Refresh Interrupt
As mentioned above, an interrupt is used to notify the software when it can update the data that should be displayed on the screen. This eliminates unwanted flashes during updates. When the final pixel on the screen is drawn in a cycle, the interrupt is raised. To clear the interrupt, a value is written to any address that has the two most significant bits equal to 11.

Pixel Data Storage
Pixel data is stored in two separate ROMs: one for the player, and one for the tile data. The data is stored in MIF files and loaded into memory bits instead of storing it in logic cells.

The player pixels are stored as 25-bit values. Eight bits are used for each of red, green and blue. The final pixel is used to determine transparency (if the pixel should be displayed or not). A transparent pixel will allow the tile behind it to be displayed.

The tile pixels are stored as 16-bit values. Red and blue both use five bits each. Green uses six bits. Each tile is stored directly after the previous tile. This allows the ROM to be indexed by the tile number that should be displayed by simply multiplying the index by 256.

In order to generate the data, C++ scripts were created. They are included with the code below.

Audio Controller
The audio controller receives the CPU command to play a certain sound or receives the data CPU get from SRAM to play background music. The background music is sampled and played at 6000Hz, and the sound effects are sampled and played at 3000Hz.

The general architecture of Audio Controller is shown in the diagram below (with key signals shown):
The audio controller has a RAM for buffering the background music. The size of this buffer is $32 \times 16$ bits. It has a write address, $Waddr$, which is determined by the CPU for writing new data. It also has a read address $Raddr$, which is controlled by the de2_wm8731_audio to provide a 6000Hz sample frequency to read in background music data. When the data in the RAM is totally consumed (when the background counter reached 31), an interrupt is triggered to tell the CPU to feed more data into the RAM. Then the CPU will provide next 32 data words into this RAM from its own memory SRAM.

The background music data is generated from a piece of Matlab code, which takes in the .wav music file and exports series of 16-bit data which describe the amplitude of the music along the time. The sample frequency of the data is 6000Hz. The data source is a cut piece of the song “It’s My Life”. The length of the music is about 30s. The size of the data of this piece of music is about $200000 \times 16$ bits which consume about 80 percent of the SRAM (totally 512 kbytes).

In addition to the background music, we also include two sound effects: a sound for when the player dies and a sound for when the player is bounced off some types of platforms. The SRAM has been consumed 80 percent by the background music, but we still have nearly 40 percent of the on-chip memory on FPGA after the implementation of the video part, so we use the on-chip memory for storing the two sound effects. The raw data is created in the same way with the background music, the length of each is no more than 1s and they totally consume about 15 percent of the on-chip memory.
Both the background music and sound effects can play at the same time. The CPU first selects whether the test_mode is on. If it is de2_wm8731_audio takes the sound effects as the source of data, rather than the background music buffer. The next step is that the CPU will select a tone to distinguish between the two sound effects, and finally the CPU gives a start command, and then the selected sound will be produced. After the sound effect is totally played, a signal finished will be set to tell the controller to resume the background music.

**Interface**
The detail interface between CPU and audio controller is as follows:
The component has a 6-bit address.

<table>
<thead>
<tr>
<th>Address MSB</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>Feed new data into the background music buffer</td>
</tr>
<tr>
<td>0</td>
<td>Set effect music parameters</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>MSB = ’0’, address LSB</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>00</td>
<td>Select tones</td>
</tr>
<tr>
<td>01</td>
<td>Set start signal for effect sound</td>
</tr>
<tr>
<td>10</td>
<td>Select whether to play background music only or just play it with the effect sound</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>MSB = ’1’ Address (4 downto 0)</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>Buffer Waddr &lt;= Address (4 downto 0)</td>
<td>Writing new data into background music buffer</td>
</tr>
</tbody>
</table>

**Sampling Rate Selection**
For the background music, we have tested 3000 Hz, but the music is really intolerably unpleasant to the ears. However when the frequency is too high, for instance 12000 Hz, the frequency of interrupts will be too high for the CPU to handle, so we have to use a larger buffer to store data for the music controller to consume to reduce the interrupt rate. But each time an interrupt occurs, more data will be written, which may probably make the software hang for a short period. Another negative effect is that the high sample frequency will lead to a smaller amount of music data that can fit in the 512 Kbytes SRAM.

But for the sound effects, we tested that 3000 Hz is enough to produce a clear sound. To work with the same lrck_divider for 6000 Hz, we just use the higher 11 bits of the 12 bit sin_counter for reading data from the sound effect ROM, which appears to slow down the frequency to half.
Input Controller

The rotary switch is able to control the movement of the player. The switch provides analog signals which are converted to digital signals accessible by the software. The rotary controller has two inputs, \( s1 \) and \( s2 \), going into the GPIO of the DE2 board. We can track the pattern of the sequence of \( s1 \) and \( s2 \) to determine whether it is rotated clockwise or anticlockwise. If the sequence is \( 00, 10, 11, 01 \), it is anti-clockwise. If the sequence is \( 00, 01, 11, 10 \), it is clockwise. We can use two bits of output to represent different types of movements: output \( = "0X" \) means no movement, output \( = "10" \) means clockwise movement and output \( = "11" \) means anti-clockwise movement. So we can make a simple Finite State Machine to act as the digital interface of the rotary controller and the FSM's state diagram is as follows:

![Finite State Machine Diagram]

The controller is soldered on a single chip and connected with GPIO. The circuit of it is shown below:
In software, we use polling for the rotary controller’s input. The CPU reads in the output from this component and moves the character accordingly.

Game Logic

The game logic is the software that controls the above mentioned hardware. There are four distinct parts of the game logic: initial setup, the main loop, the screen refresh method and the game over screen.

Initial Setup

Setting up the screen for the game must be done first. This includes setting the top tile row with the score and health information, and the second row with the spikes. In addition, the initial position of the player is set to the center of the screen, and a large platform is created under the player. Lastly, a variable that determines the probability of a platform being generated on the bottom of the screen is set (see platform generation below).

Main Loop

Once the user moves the player with the rotary switch, the main loop of the program begins and continues until the game is over. The main loop serves three purposes: to generate the next platform, update the position of the player and update the score & health.

Platform Generation

Using the probability mentioned above, the code determines whether or not a platform will be generated on the next level that will appear. If a randomly generated integer is less than the probability, a platform is generated. If a platform is to be generated, the type of platform is randomly selected and the X position of the platform is randomly chosen. Although these parameters have been created, the platform does not appear until the row it is in is shown on the screen.
**Player Position Updates**

The future position of the player is determined during this stage, but the actual position the player is in is not set during this stage. The actual displayed position is changed during screen refresh.

The X position of the player is determined by capturing the state of the rotary switch. The player's future position is set to a different position if the switch has been changed. If at any time the next position is past the bounds of the screen, the position is updated to be that bound.

The Y position is determined based on the state of the player.
- If the player is free falling, the future position is updated to mimic gravity.
- If the player has landed on a platform that does not result in a bounce, the player’s next position will be on top of the platform. The tile offset, pixel offset and set of current tiles are used to determine if the player is on a platform.
- If the player is bouncing, the next position will be higher than the current position.

If the Y position reaches the bottom of the screen, the player will bounce. If the player hits the spikes on top, it will stop moving until the platform under it disappears.

**Score and Health Updates**

The score is updated whenever the player lands on a tile. Each tile provides only one additional point. The scroll speed and platform generation probability are based on the score, so they are updated at this time as well.

The health is decreased if the player hits spikes or the bottom of the screen. It is increased whenever the player lands on the health platform.

**Screen Refresh**

Each time the screen is refreshed (when an interrupt occurs), the following happens:

- The score and health displays are updated.
- The player position is increased or decreased to reach the future position requested by the main loop.
- If a platform should be generated, its properties are retrieved from the main loop and the tiles for the platform are set.
- Any sand platforms that were landed on are removed if their time has expired.

Doing these things during the screen refresh period ensure that no unwanted flashing occurs.

**Game Over**

When the player’s health reaches zero, the game is over. This results in the screen being cleared and the score of the player being displayed. In addition, the high score for the session of play is also shown. When the user is ready to play again, they can use the rotary switch to start over.

**Work Distribution**

- Shangru Li worked on the audio controller and rotary controller.
• Zachary Salzbank worked on the video controller and the software.

Lessons Learned

Overall, this was a fun project. The two most tedious parts of the project were making sure the display did not flash (by using the interrupt) and ensuring the audio did not sound distorted. Creating the software was not difficult. The only time we had problems with creating software was when there were underlying issues with the hardware. The tile architecture made the platform generation process much more simple than our initial plan to use sprites for each platform.
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

-- this rom is likely to be changed to ram, 'cause CPU will write values to it
entity allocation is
port (Clk : in std_logic;
     addrX : in integer;
     addrY : in integer;
     data : out integer);
end allocation;
architecture imp of allocation is
type X_type is array (0 to 39) of integer;
type Y_type is array (0 to 31) of X_type;
-- 32 * 40 blocks because there is an additional line.
constant ROM : Y_type :=
( (0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0),
  (0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0),
  (0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0),
  (0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0),
  (1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0),
  (1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0),
  (0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0),
  (0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0),
  (0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0),
  (0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0),
  (0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0),
  (0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0),
  (0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0),
  (0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0),
  (0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0),
  (0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0),
  (0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0),
  (0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0),
  (0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0),
  (0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0),
  (0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0),
  (0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0),
  (0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0),
  (0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0),
  (0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0),
  (0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0) );
begin

process (Clk)
begin
if rising_edge(Clk) then
    data <= ROM(addrY)(addrX);
end if;
end process;
end imp;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity datafeed is port (  
  clk, reset_n, write, read, chipselect : in std_logic;  
  address: in unsigned (5 downto 0);  
  writedata : in unsigned (15 downto 0);  
  readdata: out unsigned (15 downto 0);  
  request : out std_logic;  
  AUD_ADCLRCK : out std_logic;  --  Audio CODEC ADC LR Clock  
  AUD_ADCDAT   : in std_logic;  --  Audio CODEC ADC Data  
  AUD_DACLRCK  : out std_logic;  --  Audio CODEC DAC LR Clock  
  AUD_DACDAT   : out std_logic;  --  Audio CODEC DAC Data  
  AUD_BCLK     : inout std_logic  --  Audio CODEC Bit-Stream Clock  
);  
end datafeed ;

architecture rtl of datafeed is  
component de2_wm8731_audio is  
port (  
  clk : in std_logic;  --  Audio CODEC Chip Clock AUD_XCK (18.43 MHz)  
  reset_n : in std_logic;  
  test_mode : in std_logic;  --  Audio CODEC controller test mode  
  start : in std_logic;  
  finished : out std_logic;  
  tone : in std_logic;  
  audio_request : out std_logic;  --  Audio controller request new data  
  data : in unsigned(15 downto 0);  
  counter_out: out unsigned (4 downto 0);  
  -- Audio interface signals  
  AUD_ADCLRCK : out std_logic;  --  Audio CODEC ADC LR Clock  
  AUD_ADCDAT   : in std_logic;  --  Audio CODEC ADC Data  
  AUD_DACLRCK  : out std_logic;  --  Audio CODEC DAC LR Clock  
  AUD_DACDAT   : out std_logic;  --  Audio CODEC DAC Data  
  AUD_BCLK     : inout std_logic  --  Audio CODEC Bit-Stream Clock  
);  
end component;  
signal counter : unsigned (4 downto 0);  
signal test_mode : std_logic:= '0';  
signal tone : std_logic;  
type buffer_type is array (0 to 31) of unsigned (15 downto 0);  
signal buffer1 : buffer_type;  
signal audio_request: std_logic;  
signal data: unsigned (15 downto 0);  
signal audio_clk : std_logic;  
signal start : std_logic;  
signal finished : std_logic;  
--signal AUD_ADCDAT, AUD_ADCLRCK, AUD_DACLRCK, AUD_DACDAT, AUD_BCLK : std_logic;  
begin  
v: de2_wm8731_audio port map (  
  audio_clk,  
  reset_n,  
  test_mode,  
  start,  
  finished,  
  tone,  
  audio_request,  
data,
counter,
AUD_ADCLRCK,
AUD_ADCDAT, -- Audio CODEC ADC Data
AUD_DACLRCK, -- Audio CODEC DAC LR Clock
AUD_DACDAT, -- Audio CODEC DAC Data
AUD_BCLK -- Audio CODEC Bit-Stream Clock

process (clk) begin
  if rising_edge(clk) then
    audio_clk <= not audio_clk;
  end if;
end process;

process (clk) begin
  if rising_edge(clk) then
    if reset_n = '0' then
      request <= '0';
    else
      if counter = "11111" then
        request <= '1';
      elsif write = '1' and chipselect = '1' then
        request <= '0'; -- important to reset the irq
      end if;
    end if;
  end if;
end process;

process (clk) begin
  if rising_edge(clk) then
    data <= buffer1(to_integer(counter));
    if chipselect = '1' and write = '1' then
      if address(5) = '1' then
        buffer1 (to_integer (address(4 downto 0))) <= writtenata;
      elsif address = "000000" then
        tone <= writtenata (0);
      elsif address = "000001" then
        start <= writtenata (0);
      end if;
    end if;
  end if;
end process;

process (clk) begin
  if rising_edge(clk) then
    if chipselect = '1' and write = '1' then
      if address = "000010" then
        test_mode <= '1';
      end if;
    elsif finished = '1' then
      test_mode <= '0';
    end if;
  end if;
end process;

end rtl;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity de2_vga_raster is
  port (  
    clk50     : in std_logic;  
    reset : in std_logic;  
    chipselect : in std_logic;  
    write, read : in std_logic;  
    address : in std_logic_vector(15 downto 0);  
    writedata : in std_logic_vector(15 downto 0);  
    readdata : out std_logic_vector(15 downto 0);  
    VGA_IRQ : OUT std_logic;  
    VGA_CLK,  
    -- Clock  
    VGA_HS,  
    -- H_SYNC  
    VGA_VS,  
    -- V_SYNC  
    VGA_BLANK,  
    -- BLANK  
    VGA_SYNC : out std_logic;  
    -- SYNC  
    VGA_R,  
    -- Red[9:0]  
    VGA_G,  
    -- Green[9:0]  
    VGA_B : out unsigned(9 downto 0) -- Blue[9:0]  
  );
end de2_vga_raster;

architecture rtl of de2_vga_raster is
  -- Address Assignment:
  -- a(15:14) == 00  ->  Set Tile
  -- a(5:0)     ->  X  
  -- a(10:6)    ->  Y  
  -- a(15:14) == 01  ->  Set Man Property
  -- a(2:0)     ->  Property
  -- 000   ->  X
  -- 001   ->  Y
  -- 010   ->  Direction
  -- a(15:14) == 10  ->  Settings
  -- a(2:0)     ->  Setting
  -- 000   ->  Speed

component man_rom
  PORT  
  (address : IN STD_LOGIC_VECTOR (10 DOWNTO 0);  
  clock : IN STD_LOGIC ;  
  q : OUT STD_LOGIC_VECTOR (24 DOWNTO 0)
  );
end component;

component man_register is
  port
  (  
    clk : in std_logic;  
    reset_n : in std_logic;  
    write : in std_logic;  
    property : in std_logic_vector(2 downto 0);  
    value : in std_logic_vector(15 downto 0);  
    x : out integer;  
    y : out integer;
  )
dir : out integer
end component;

component tile_rom
end component;

component tile_ram_mega
end component;

-- Video parameters
constant HTOTAL       : integer := 800;
calendar HSYNC        : integer := 96;
calendar HBACK_PORCH  : integer := 48;
calendar HACTIVE      : integer := 640;
calendar HFRONT_PORCH : integer := 16;
calendar VTOTAL       : integer := 525;
calendar VSYNC        : integer := 2;
calendar VBACK_PORCH  : integer := 33;
calendar VACTIVE      : integer := 480;
calendar VFRONT_PORCH : integer := 10;
calendar MAN_W        : integer := 20;
calendar MAN_H        : integer := 28;
calendar tileWidth    : integer := 16;
calendar tileHeight   : integer := 16;
calendar statusTileHeight : integer := 2;
-- Signals for the video controller
signal Hcount : unsigned(9 downto 0); -- Horizontal position (0-800)
signal Vcount : unsigned(9 downto 0); -- Vertical position (0-524)
signal EndOfLine, EndOfField : std_logic;
signal offset, tileOffset : integer;
signal counter : unsigned (15 downto 0);
signal counter_max : unsigned (15 downto 0) := to_unsigned(512, 16);
signal vga_hblank, vga_hsync,
     vga_vblank, vga_vsync, blank : std_logic; -- Sync. signals
signal addrX, addrY: integer; -- the pixel to read from each tile rom
signal RGB: STD_LOGIC_VECTOR (15 DOWNTO 0);
signal tileNumberX: integer; -- the horizontal index of the tile
signal tileNumberY : integer; -- vertical one
signal tileNumber: integer; -- tile name, now it is "000" to "111"

signal tileWrite : std_logic;
signal tileNumberA, tileNumberB : std_logic_vector(5 downto 0);

signal romAddr, alloAddrY : integer;
signal clk25 : std_logic := '0';

signal vga_active : std_logic;
signal x_pos, y_pos : unsigned(9 downto 0);

signal write_man, man_on : std_logic;
signal man_x, man_y, man_dir : integer;
signal man_address_base, man_address : integer;
signal man_data : std_logic_vector(24 downto 0);
signal man_pixel : integer;

begin
  vga_active <= not vga_hblank and not vga_vblank;
x_pos <= Hcount-(HSYNC + HBACK_PORCH);
y_pos <= Vcount-(VSYNC + VBACK_PORCH);

  process (clk50)
  begin
    if rising_edge(clk50) then
      clk25 <= not clk25;
      if chipselect = '1' and write = '1' and address(15 downto 14) = "10" and address(2 downto 0) = "000" then
        counter_max <= unsigned(writedata);
      else
        counter_max <= counter_max;
      end if;
    end if;
  end process;

  -- generate the IRQ when the vcount reach the bottom of the screen
  process (clk25)
  begin
    if rising_edge (clk25) then
      if reset = '1' then
        VGA_IRQ <= '0';
      else
        if chipselect = '1' and write = '1' and address(15 downto 14) = "11" then
          VGA_IRQ <= '0';
        else
          if vga_vsync = '1' then
            VGA_IRQ <= '1';
          else
            VGA_IRQ <= '0';
          end if;
        end if;
      end if;
    end if;
  end process;

  write_man <= chipselect and write and '1' when (address(15 downto 14) = "01") else '0';
  MAN_R: man_register port map (clk => clk50,
reset_n  => not reset,
write    => write_man,
property => address(2 downto 0),
value    => writedata,
      x => man_x,
      y => man_y,
    dir  => man_dir
);

man_address_base <= 0 when man_dir = 0 else
    MAN_W*MAN_H*1 when man_dir = 1 else
    MAN_W*MAN_H*2 when man_dir = 2 else
    0;
man_address <= man_address_base + man_pixel + 1;

man_rom_inst : man_rom PORT MAP (  
    address => std_logic_vector(to_unsigned(man_address, 11)),
    clock  => clk25,
    q    => man_data
);

ManGen : process (clk25)
begin
    if rising_edge(clk25) then
        if reset = '1' then
            man_on <= '0';
        elsif(vga_active = '1') then
            if (y_pos >= man_y and y_pos < man_y + MAN_H) and
                (x_pos >= man_x and x_pos < man_x + MAN_W) and
                (man_data(24) = '1') then
                man_on <= '1';
            else
                man_on <= '0';
            end if;
        else
            man_on <= '0';
        end if;
    end if;
end process ManGen;

ManPixelGen : process (clk25)
begin
    if rising_edge(clk25) then
        if reset = '1' then
            man_pixel <= -1;
        elsif(vga_active = '1') then
            if (x_pos + 1 = man_x-1 and y_pos + 1 = man_y-1) then
                man_pixel <= -1;
            elsif (y_pos + 1 >= man_y and y_pos+ 1 < man_y + MAN_H) and
                    (x_pos + 1>= man_x and x_pos + 1< man_x + MAN_W) then
                man_pixel <= man_pixel + 1;
            end if;
        end if;
    end if;
end process ManPixelGen;

tile_rom_inst : tile_rom PORT MAP (  
    address => std_logic_vector(to_unsigned(romAddr, 14)),
    clock  => not clk25,
    q    => RGB
);
tileWrite <= chipselect and write and '1' when address(15 downto 14) = "00" else '0';
tile_ram_mega_inst : tile_ram_mega PORT MAP (  
clock => clk50,  
data => writedata(5 downto 0),  
raddress_a => std_logic_vector(to_unsigned(alloAddrY, 5)) & std_logic_vector(to_unsigned(tileNumberX, 6)),  
raddress_b => address(10 downto 0),  
wraddress => address(10 downto 0),  
wren => tileWrite,  
qa => tileNumberA,  
qb => tileNumberB);
tileNumber <= to_integer(unsigned(tileNumberA));
readdata(15 downto 11) <= std_logic_vector (to_unsigned (tileOffset, 5));
readdata (10 downto 7) <= std_logic_vector (to_unsigned (offset, 4));
readdata(5 downto 0) <= tileNumberB;

count: process (clk25)  
begin  
if rising_edge (clk25) then  
---------------  
if reset = '1' or counter = counter_max or counter_max = 0 then  
counter <= (others => '0');  
elsif vga_vblank = '1' then  
counter <= counter + 1;  
end if;  
if tileNumberY >= statusTileHeight then  
romAddr <= (((tileNumber)*256 + (addrY-1)*(tileWidth) + addrX);  
else  
romAddr <= (((tileNumber)*256 + (addrY-1-offset)*(tileWidth) + addrX);  
end if;  
addrY <= to_integer (Vcount - VSYNC - VBACK_PORCH - tileHeight * tileNumberY + offset + 1); -- plus the offset
end if;
end process count;

offsetPro: process (clk25)  
begin  
if rising_edge(clk25) then  
if reset = '1' then  
offset <= 0;  
tileOffset <= statusTileHeight-1;
-- only when the vcount reach the bottom, do we change the offset  
-- so there will never the flashing on the tile  
-- the sprites flashing issue is solved by the IRQ in software level  
elsif counter = counter_max and counter_max > 0 then  
if offset = tileHeight - 1 then  
offset <= 0;  
if tileOffset = 31 then  
tileOffset <= statusTileHeight;
else  
tileOffset <= tileOffset + 1;  
end if;
end if;
end process offsetPro;
if tileNumberY >= statusTileHeight then
    if tileNumberY + tileOffset - 1 > 31 then
        alloAddrY <= tileNumberY + tileOffset - 1 + statusTileHeight;
    else
        alloAddrY <= tileNumberY + tileOffset - 1;
    end if;
else
    alloAddrY <= tileNumberY;
end if;
end process offsetPro;

tileX: process (clk25)
begin
    if falling_edge (clk25) then
        if reset = '1' then
            tileNumberX <= 0;
        else
            if Hcount = "0000000000" then
                tileNumberX <= 0;
            elsif Hcount > (tileNumberX + 1) * tileWidth + HSYNC + HB_ACK_PORCH - 2 - 1 then
                tileNumberX <= tileNumberX + 1;
            end if;
        end if;
        addrX <= to_integer (Hcount - HSYNC - HBACK_PORCH - tileWidth * tileNumberX + 1);
    end if;
end process tileX;

tileY: process (clk25)
begin
    if falling_edge (clk25) then
        if reset = '1' then
            tileNumberY <= 0;
        else
            if Vcount = "0000000000" then
                tileNumberY <= 0;
            elsif tileNumberY >= statusTileHeight and Vcount > (tileNumberY + 1) * tileHeight + VSYNC + VBACK_PORCH - offset - 1 then
                tileNumberY <= tileNumberY + 1;
            elsif Vcount > (tileNumberY + 1) * tileHeight + VSYNC + VB_ACK_PORCH - 1 then
                tileNumberY <= tileNumberY + 1;
            end if;
        end if;
    end if;
end process tileY;

HCounter : process (clk25)
begin
    if rising_edge(clk25) then
        if reset = '1' then
            offset <= offset + 1;
        end if;
    end if;
end process HCounter;
else if EndOfLine = '1' then
    Hcount <= (others => '0');
else
    Hcount <= Hcount + 1;
end if;
end if;
end process HCounter;

EndOfLine <= '1' when Hcount = HTOTAL - 1 else '0';

VCounter: process (clk25)
begin
    if rising_edge(clk25) then
        if reset = '1' then
            Vcount <= (others => '0');
        elsif EndOfLine = '1' then
            if EndOfField = '1' then
                Vcount <= (others => '0');
            else
                Vcount <= Vcount + 1;
            end if;
        end if;
    end if;
end process VCounter;

EndOfField <= '1' when Vcount = VTOTAL - 1 else '0';

-- State machines to generate HSYNC, VSYNC, HBLANK, and VBLANK

HSyncGen : process (clk25)
begin
    if rising_edge(clk25) then
        if reset = '1' or EndOfLine = '1' then
            vga_hsync <= '1';
        elsif Hcount = HSYNC - 1 then
            vga_hsync <= '0';
        end if;
    end if;
end process HSyncGen;

HBlankGen : process (clk25)
begin
    if rising_edge(clk25) then
        if reset = '1' then
            vga_hblank <= '1';
        elsif Hcount = HSYNC + HBACK_PORCH then
            vga_hblank <= '0';
        elsif Hcount = HSYNC + HBACK_PORCH + HACTIVE then
            vga_hblank <= '1';
        end if;
    end if;
end process HBlankGen;

VSyncGen : process (clk25)
begin
    if rising_edge(clk25) then
        if reset = '1' then
            vga_vsync <= '1';
        elsif EndOfLine = '1' then
            if EndOfField = '1' then
                vga_vsync <= '1';
            elsif Vcount = VSYNC - 1 then
                vga_vsync <= '0';
            end if;
        end if;
    end if;
end process VSyncGen;
vga_vsync <= '0';
end if;
end if;
end if;
end process VSyncGen;

VBlankGen : process (clk25)
begin
if rising_edge(clk25) then
  if reset = '1' then
    vga_vblank <= '1';
  elsif EndOfLine = '1' then
    if Vcount = VSYNC + VBACK_PORCH − 1 then
      vga_vblank <= '0';
    elsif Vcount = VSYNC + VBACK_PORCH + VACTIVE − 1 then
      vga_vblank <= '1';
    end if;
  end if;
end if;
end if;
end if;
end process VBlankGen;

--process (clk25)
-- begin
--  if rising_edge(clk25) then
--    if reset = '1' then
--      blank <= '0';
--    elsif EndOfLine = '1' then
--      if Vcount = VSYNC + VBACK_PORCH + VACTIVE then
--        blank <= '0';
--      elsif Vcount = VSYNC + VBACK_PORCH + VACTIVE − 1 then
--        blank <= '1';
--      end if;
--    end if;
--  end if;
--  end if;
-- end process;
-- Registered video signals going to the video DAC

VideoOut : process (clk25, reset)
begin
  if reset = '1' then
    VGA_R <= "0000000000";
    VGA_G <= "0000000000";
    VGA_B <= "0000000000";
    elsif clk25'event and clk25 = '1' then
      if vga_active = '1' then
        if man_on = '1' then
          VGA_R <= unsigned(man_data(23 downto 16) & "00");
          VGA_G <= unsigned(man_data(15 downto 8 ) & "00");
          VGA_B <= unsigned(man_data(7 downto 0) & "00");
        else
          VGA_R <= unsigned (RGB(15 downto 11) & "00000");
          VGA_G <= unsigned(RGB(10 downto 5 ) & "0000");
          VGA_B <= unsigned(RGB(4 downto 0) & "00000");
        end if;
      else
        VGA_R <= "00000000000000";
        VGA_G <= "00000000000000";
        VGA_B <= "00000000000000";
      end if;
    end if;
end process VideoOut;
VGA_CLK <= clk25;
VGA_HS <= not vga_hsync;
VGA_VS <= not vga_vsync;
VGA_SYNC <= '0';
VGA_BLANK <= not (vga_hsync or vga_vsync);

end rtl;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity de2_wm8731_audio is
port (  
  clk : in std_logic; -- Audio CODEC Chip Clock AUD_XCK (18.43 MHz)
  reset_n : in std_logic;
  test_mode : in std_logic; -- Audio CODEC controller test mode
  start : in std_logic;
  finished : out std_logic;
  tone : in std_logic;
  audio_request : out std_logic; -- Audio controller request new data
  data : in unsigned(15 downto 0);
  counter_out: out unsigned (4 downto 0);
  -- Audio interface signals
  AUD_ADCLRCK : out std_logic; -- Audio CODEC ADC LR Clock
  AUD_ADCDAT : in std_logic; -- Audio CODEC ADC Data
  AUD_DACLRCK : out std_logic; -- Audio CODEC DAC LR Clock
  AUD_DACDAT : out std_logic; -- Audio CODEC DAC Data
  AUD_BCLK : inout std_logic -- Audio CODEC Bit-Stream Clock
); 
end de2_wm8731_audio;

architecture rtl of de2_wm8731_audio is

  signal lrck : std_logic;
  signal bclk : std_logic;
  signal xck  : std_logic;

  signal lrck_divider : unsigned(11 downto 0);
  signal bclk_divider : unsigned(3 downto 0);

  signal set_bclk : std_logic;
  signal set_lrck : std_logic;
  signal clr_bclk : std_logic;
  signal lrck_lat : std_logic;

  signal shift_out : unsigned(15 downto 0);

  signal sin_out : unsigned(15 downto 0);
  signal sin_counter : unsigned(11 downto 0);
    signal backcounter : unsigned (4 downto 0);
    signal testCounter : unsigned (25 downto 0);

  signal endOfTone : unsigned (11 downto 0);
  signal sin_out1, sin_out0 : unsigned(15 downto 0);

  signal merged: unsigned (15 downto 0);
  signal switch : std_logic ;
  signal thresh: unsigned (11 downto 0);


  component musicRom is port (Clk: in std_logic;
    addr : in unsigned(10 downto 0);
    data : out unsigned(15 downto 0));
end component;

  component musicRom1 is port (Clk: in std_logic;
    addr : in unsigned(10 downto 0);
    data : out unsigned(15 downto 0));
end component;

begin
  counter_out<=backcounter;

-- LRCK divider
-- Audio chip main clock is 18.432MHz / Sample rate 48KHz
-- Divider is 18.432 MHz / 48KHz = 192 (X"C0")
-- Left justify mode set by I2C controller

process (clk)
begin
  if rising_edge(clk) then
    if reset_n = '0' then
      lrck_divider <= (others => '0');
    elsif lrck_divider = thresh then
      lrck_divider <= "000000000000";
    else
      lrck_divider <= lrck_divider + 1;
    end if;
  end if;
end process;

thresh <= "100001000000";

process (clk)
begin
  if rising_edge(clk) then
    if sin_counter = "000000000000" then
      finished <= '0';
    elsif sin_counter = endOfTone then
      finished <= '1';
    end if;
  end if;
end process;

process (clk)
begin
  if rising_edge(clk) then
    if reset_n = '0' then
      bclk_divider <= (others => '0');
    elsif bclk_divider = X"B" or set_lrck = '1' then
      bclk_divider <= X"0";
    else
      bclk_divider <= bclk_divider + 1;
    end if;
  end if;
end process;

set_lrck <= '1' when lrck_divider = "100001000000" else '0';

process (clk)
begin
  if rising_edge(clk) then
    if reset_n = '0' then
      lrck <= '0';
    elsif set_lrck = '1' then
      lrck <= not lrck;
    end if;
  end if;
end process;

-- BCLK divider
set_bclk <= '1' when bclk_divider(3 downto 0) = "0101" else '0';
clr_bclk <= '1' when bclk_divider(3 downto 0) = "1011" else '0';

process (clk)
begin
  if rising_edge(clk) then
    if reset_n = '0' then
      bclk <= '0';
    elsif set_lrck = '1' or clr_bclk = '1' then
      bclk <= '0';
    elsif set_bclk = '1' then
      bclk <= '1';
    end if;
  end if;
end process;

-- Audio data shift output
process (clk)
begin
  if rising_edge(clk) then
    if switch = '0' and test_mode = '1' then
      merged <= sin_out;
    else
      merged <= data;
    end if;

    if reset_n = '0' then
      shift_out <= (others => '0');
    elsif set_lrck = '1' then
      if test_mode = '1' then
        shift_out <= merged;
      else
        shift_out <= data;
      end if;
    elsif clr_bclk = '1' then
      shift_out <= shift_out (14 downto 0) & '0';
    end if;
  end if;
end process;

-- Audio outputs
AUD_ADCLRCK  <= lrck;
AUD_DACLRCK  <= lrck;
AUD_DACDAT   <= shift_out(15);
AUD_BCLK     <= bclk;

-- Self test with Sin wave
process(clk)
begin
  if rising_edge(clk) then
    if reset_n = '0' or start = '0'then
      sin_counter <= (others => '0');
    elsif lrck_lat = '1' and lrck = '0' then
      sin_counter <= sin_counter + 1;
      switch <= not switch ;
    end if;
  end if;
end process;

process(clk)
begin
  if rising_edge(clk) then
    if reset_n = '0' then

backcounter<= (others => '0');
elsif lrck_lat = '1' and lrck = '0' then
  backcounter <= backcounter + 1;
end if;
end if;
end process;

process(clk)
begin
  if rising_edge(clk) then
    lrck_lat <= lrck;
  end if;
end process;

process (clk)
begin
  if rising_edge(clk) then
    if lrck_lat = '1' and lrck = '0' then
      audio_request <= '1';
    else
      audio_request <= '0';
    end if;
  end if;
end process;

v1: musicRom port map (  
  clk ,  
  sin_counter (11 downto 1),  
  sin_out0);

v2: musicRom1 port map (  
  clk ,  
  sin_counter (11 downto 1),  
  sin_out1);

endOfTone <= "110110000000" when tone = '0' else  
  "101011100100" when tone = '1' else  
  "110110000000" ;

sin_out <= sin_out0 when tone = '0' else  
  sin_out1 when tone = '1' else  
  sin_out0;

end architecture;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity inputController is

port(
clk          : in std_logic;
reset_n      : in std_logic;
chipSelect   : in std_logic;
read         : in std_logic;
address      : in std_logic;
read_data    : out unsigned (15 downto 0);
GPIOinput    : in std_logic_vector (1 downto 0)
);
end entity;

architecture rtl of inputController is

signal readdata : unsigned (15 downto 0);
signal output   : unsigned (1 downto 0);
component rotaryController is port(
clk          : in  std_logic;
input        : in  std_logic_vector (1 downto 0);
reset_n      : in  std_logic;
output       : out unsigned (1 downto 0)
);
end component;

begin
v1: rotaryController port map ( 
clk, 
GPIOinput, 
reset_n, 
output 
);

process (clk)
begin
if rising_edge (clk) then 
  if reset_n = '0' then 
    read_data <= (others => '0'); 
  else 
    if chipSelect = '1' then 
      if address = '0' then 
        if read = '1' then 
          read_data <= UNSIGNED ("00000000000000" & OUTPUT); -- readdata;
        end if;
      end if;
    end if;
  end if;
end if;
end process;
end rtl;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity lab3_vga is

port(
    -- Clocks
    CLOCK_27, -- 27 MHz
    CLOCK_50, -- 50 MHz
    EXT_CLOCK : in std_logic; -- External Clock

    -- Buttons and switches
    KEY : in std_logic_vector(3 downto 0); -- Push buttons
    SW : in std_logic_vector(17 downto 0); -- DPDT switches

    -- LED displays
    HEX0, HEX1, HEX2, HEX3, HEX4, HEX5, HEX6, HEX7 -- 7-segment displays
      : out std_logic_vector(6 downto 0);
    LEDG : out std_logic_vector(8 downto 0); -- Green LEDs
    LEDR : out std_logic_vector(17 downto 0); -- Red LEDs

    -- RS-232 interface
    UART_TXD : out std_logic; -- UART transmitter
    UART_RXD : in std_logic; -- UART receiver

    -- IRDA interface
    -- IRDA_TXD : out std_logic; -- IRDA Transmitter
    IRDA_RXD : in std_logic; -- IRDA Receiver

    -- SDRAM
    DRAM_DQ : inout std_logic_vector(15 downto 0); -- Data Bus
    DRAM_ADDR : out std_logic_vector(11 downto 0); -- Address Bus
    DRAM_LDQM, -- Low-byte Data Mask
    DRAM_UDQM, -- High-byte Data Mask
    DRAM_WE_N, -- Write Enable
    DRAM_CAS_N, -- Column Address Strobe
    DRAM_RAS_N, -- Row Address Strobe
    DRAM_CS_N, -- Chip Select
    DRAM_BA_0, -- Bank Address 0
    DRAM_BA_1, -- Bank Address 0
    DRAM_CLK, -- Clock
    DRAM_CKE : out std_logic; -- Clock Enable

    -- FLASH
    FL_DQ : inout std_logic_vector(7 downto 0); -- Data bus
    FL_ADDR : out std_logic_vector(21 downto 0); -- Address bus
FL_WE_N, -- Write Enable
FL_RST_N, -- Reset
FL_OE_N, -- Output Enable
FL_CE_N : out std_logic; -- Chip Enable

-- SRAM
SRAM_DQ : inout std_logic_vector(15 downto 0); -- Data bus 16 Bits
SRAM_ADDR : out std_logic_vector(17 downto 0); -- Address bus 18 Bits
SRAM_UB_N, -- High-byte Data Mask
SRAM_LB_N, -- Low-byte Data Mask
SRAM_WE_N, -- Write Enable
SRAM_CE_N, -- Chip Enable
SRAM_OE_N : out std_logic; -- Output Enable

-- USB controller
OTG_DATA : inout std_logic_vector(15 downto 0); -- Data bus
OTG_ADDR : out std_logic_vector(1 downto 0); -- Address
OTG_CS_N, -- Chip Select
OTG_RD_N, -- Write
OTG_WR_N, -- Read
OTG_RST_N, -- Reset
OTG_FSPEED, -- USB Full Speed, 0 = Enable, Z = Disable
OTG_LSPEED : out std_logic; -- USB Low Speed, 0 = Enable, Z = Disable
OTG_INT0, -- Interrupt 0
OTG_INT1, -- Interrupt 1
OTG_DREQ0, -- DMA Request 0
OTG_DREQ1 : in std_logic; -- DMA Request 1
OTG_DACK0_N, -- DMA Acknowledge 0
OTG_DACK1_N : out std_logic; -- DMA Acknowledge 1

-- 16 X 2 LCD Module
LCD_ON, -- Power ON/OFF
LCD_BLON, -- Back Light ON/OFF
LCD_RW, -- Read/Write Select, 0 = Write, 1 = Read
LCD_EN, -- Enable
LCD_RS : out std_logic; -- Command/Data Select, 0 = Command, 1 = Data
LCD_DATA : inout std_logic_vector(7 downto 0); -- Data bus 8 bits

-- SD card interface
SD_DAT, -- SD Card Data
SD_DAT3, -- SD Card Data 3
SD_CMD : inout std_logic; -- SD Card Command Signal
SD_CLK : out std_logic; -- SD Card Clock

-- USB JTAG link
TDI, -- CPLD -> FPGA (data in)
TCK, -- CPLD -> FPGA (clk)
TCS : in std_logic; -- CPLD -> FPGA (CS)
TDO : out std_logic; -- FPGA -> CPLD (data out)

-- I2C bus
I2C_SDAT : inout std_logic; -- I2C Data
I2C_SCLK : out std_logic; -- I2C Clock

-- PS/2 port
PS2_DAT, -- Data
PS2_CLK : in std_logic; -- Clock

-- VGA output
VGA_CLK, -- Clock
VGA_HS, -- H_SYNC
VGA_VS, -- V_SYNC
VGA_BLANK, -- BLANK
VGA_SYNC : out std_logic; -- SYNC
VGA_R, -- Red[9:0]
VGA_G, -- Green[9:0]
VGA_B : out unsigned(9 downto 0); -- Blue[9:0]

-- Ethernet Interface
ENET_DATA : inout std_logic_vector(15 downto 0); -- DATA bus 16Bits
ENET_CMD, -- Command/Data Select, 0 = Command, 1 = Data
ENET_CS_N, -- Chip Select
ENET_WR_N, -- Write
ENET_RD_N, -- Read
ENET_RST_N, -- Reset
ENET_CLK : out std_logic; -- Clock 25 MHz
ENET_INT : in std_logic; -- Interrupt

-- Audio CODEC
AUD_ADCLRCK : inout std_logic; -- ADC LR Clock
AUD_ADCDAT : in std_logic; -- ADC Data
AUD_DACLRCK : inout std_logic; -- DAC LR Clock
AUD_DACDAT : out std_logic; -- DAC Data
AUD_BCLK : inout std_logic; -- Bit-Stream Clock
AUD_XCK : out std_logic; -- Chip Clock

-- Video Decoder
TD_DATA : in std_logic_vector(7 downto 0); -- Data bus 8 bits
TD_HS, -- H_SYNC
TD_VS : in std_logic; -- V_SYNC
TD_RESET : out std_logic; -- Reset

-- General-purpose I/O
GPIO_0, -- GPIO Connection 0
GPIO_1 : inout std_logic_vector(35 downto 0) -- GPIO Connection 1
);

end lab3_vga;

architecture datapath of lab3_vga is
signal clk25 : std_logic := '0';
signal input : std_logic_vector (1 downto 0);
signal proc_R, proc_G, proc_B : STD_LOGIC_VECTOR (9 DOWNTO 0);
component de2_i2c_av_config is
port ( 
iCLK : in std_logic;
iRST_N : in std_logic;
I2C_SCLK : out std_logic;
I2C_SDAT : inout std_logic
);
end component;

begin
i2c : de2_i2c_av_config port map (  
iCLK        => CLOCK_50,  
iRST_n      => '1',  
I2C_SCLK    => I2C_SCLK,  
I2C_SDAT    => I2C_SDAT  
);
process (CLOCK_50)  
begin  
if rising_edge(CLOCK_50) then  
  clk25 <= not clk25;  
end if;  
end process;

proc : entity work.watch_out  
port map (  
SRAM_ADDR_from_the_sram => SRAM_ADDR,  
SRAM_CE_N_from_the_sram => SRAM_CE_N,  
SRAM_DQ_to_and_from_the_sram => SRAM_DQ,  
SRAM_LB_N_from_the_sram => SRAM_LB_N,  
SRAM_OE_N_from_the_sram => SRAM_OE_N,  
SRAM UB_N_from_the_sram => SRAM UB_N,  
SRAM_WE_N_from_the_sram => SRAM_WE_N,  
AUD_ADCDAT_to_the_game_sound => AUD_ADCDAT,  
AUD_ADCLRCK_from_the_game_sound => AUD_ADCLRCK,  
AUD_BCLK_to_and_from_the_game_sound => AUD_BCLK,  
AUD_DACDAT_from_the_game_sound => AUD_DACDAT,  
AUD_DACLRCK_from_the_game_sound => AUD_DACLRCK,  
VGA_BLANK_from_the_vga => VGA_BLANK,  
VGA_B_from_the_vga => proc_B,  
VGA_CLK_from_the_vga => VGA_CLK,  
VGA_G_from_the_vga => proc_G,  
VGA_HS_from_the_vga => VGA_HS,  
VGA_R_from_the_vga => proc_R,  
VGA_SYNC_from_the_vga => VGA_SYNC,  
VGA_VS_from_the_vga => VGA_VS,  
clk => CLOCK_50,  
  GPIOinput_to_the_rotary => input,  
  reset_n => KEY(0)  
);  
input <= (NOT GPIO_1(1)) & (NOT GPIO_1(3));  
  VGA_R <= unsigned(proc_R);  
  VGA_G <= unsigned(proc_G);  
  VGA_B <= unsigned(proc_B);  

HEX7 <= "0001001"; -- Leftmost  
HEX6 <= "0000110";  
HEX5 <= "1001111";  
HEX4 <= "1000111";  
HEX3 <= "1000000";  
HEX2 <= (others => '1');  
HEX1 <= (others => '1');  
HEX0 <= ("000000" & input); -- (others => '1'); -- Rightmost  
LEDG <= (others => '1');  
LEDR <= (others => '0');  
LCD_ON <= '1';  
LCD_BLON <= '1';  
LCD_RW <= '1';  
LCD_EN <= '0';  
LCD_RS <= '0';  
SD_DAT3 <= '1';
SD_CMD <= '1';
SD_CLK <= '1';

UART_TXD <= '0';
DRAM_ADDR <= (others => '0');
DRAM_LDQM <= '0';
DRAM_UDQM <= '0';
DRAM_WE_N <= '1';
DRAM_CAS_N <= '1';
DRAM_RAS_N <= '1';
DRAM_CS_N <= '1';
DRAM_BA_0 <= '0';
DRAM_BA_1 <= '0';
DRAM_CLK <= '0';
DRAM_CKE <= '0';
FL_ADDR <= (others => '0');
FL_WE_N <= '1';
FL_RST_N <= '0';
FL_OE_N <= '1';
FL_CE_N <= '1';
OTG_ADDR <= (others => '0');
OTG_CS_N <= '1';
OTG_RD_N <= '1';
OTG_RD_N <= '1';
OTG_WR_N <= '1';
OTG_RST_N <= '1';
OTG_FSPEED <= '1';
OTG_LSPEED <= '1';
OTG_DACK0_N <= '1';
OTG_DACK1_N <= '1';

TDO <= '0';

ENET_CMD <= '0';
ENET_CS_N <= '1';
ENET_WR_N <= '1';
ENET_RD_N <= '1';
ENET_RST_N <= '1';
ENET_CLK <= '0';

TD_RESET <= '0';

-- I2C_SCLK <= '1';

-- AUD_DACDAT <= '1';
AUD_XCK <= clk25;

-- Set all bidirectional ports to tri-state
DRAM_DQ <= (others => 'Z');
FL_DQ <= (others => 'Z');
SRAM_DQ <= (others => 'Z');
OTG_DATA <= (others => 'Z');
LCD_DATA <= (others => 'Z');
SD_DAT <= 'Z';
I2C_SDAT <= 'Z';
ENET_DATA <= (others => 'Z');
AUD_ADCLRCK <= 'Z';
AUD_DACLRCK <= 'Z';
AUD_BCLK <= 'Z';
GPIO_0 <= (others => 'Z');
-- GPIO_1 <= (others => 'Z');

end datapath;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity man_register is
port
(
    clk   : in std_logic;
    reset_n : in std_logic;
    write : in std_logic;
    property : in std_logic_vector(2 downto 0);
    value : in std_logic_vector(15 downto 0);
    x : out integer;
    y : out integer;
    dir : out integer
); end man_register;

architecture rtl of man_register is
    signal x_val : unsigned(9 downto 0) := to_unsigned(230, 10);
signal y_val : unsigned(9 downto 0) := to_unsigned(0, 10);
signal dir_val : unsigned(1 downto 0) := to_unsigned(0, 2);
begin
    x <= to_integer(x_val);
y <= to_integer(y_val);
dir <= to_integer(dir_val);

    process (clk)
    begin
        if rising_edge(clk) then
            if reset_n = '0' then
                x_val <= (others => '0');
y_val <= (others => '0');
dir_val <= (others => '0');
            else
                if write = '1' then
                    case property is
                        when "000" => x_val <= unsigned(value(9 downto 0));
                        when "001" => y_val <= unsigned(value(9 downto 0));
                        when "010" => dir_val <= unsigned(value(1 downto 0));
                        when others =>
                            x_val <= x_val;
                    end case;
                end if;
            end if;
        end if;
    end process;
end rtl;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity musicControl is port (  
clk : in std_logic;  
reset_n : in std_logic;  
chipSelect: in std_logic;  
write: in std_logic;  
address : in std_logic;  
writedata: in unsigned (15 downto 0);  
AUD_ADCLRCK : out std_logic; -- Audio CODEC ADC LR Clock  
AUD_ADCDAT : in std_logic; -- Audio CODEC ADC Data  
AUD_DACLRCK : out std_logic; -- Audio CODEC DAC LR Clock  
AUD_DACDAT : out std_logic; -- Audio CODEC DAC Data  
AUD_BCLK : inout std_logic -- Audio CODEC Bit-Stream Clock);
end musicControl;

architecture rtl of musicControl is
signal tone: unsigned (15 downto 0);  
signal counter : unsigned (24 downto 0);  
signal tone_out, tone_out0,tone_out1,tone_out2,tone_out3 : unsigned (3 downto 0);

signal counter_tone : unsigned (1 downto 0);  
signal audio_clock: std_logic := "00";

signal audio_request : std_logic;
signal Stop : std_logic ;
signal stopCount : unsigned (2 downto 0);

component de2_wm8731_audio is  
port (  
clk : in std_logic; -- Audio CODEC Chip Clock AUD_XCK  
reset_n : in std_logic;  
test_mode : in std_logic; -- Audio CODEC controller test mode  
audio_request : out std_logic; -- Audio controller request new data  
data : in std_logic_vector(15 downto 0);  
tone: in unsigned (3 downto 0);  
stop: in std_logic;

-- Audio interface signals  
AUD_ADCLRCK : out std_logic; -- Audio CODEC ADC LR Clock  
AUD_ADCDAT : in std_logic; -- Audio CODEC ADC Data  
AUD_DACLRCK : out std_logic; -- Audio CODEC DAC LR Clock  
AUD_DACDAT : out std_logic; -- Audio CODEC DAC Data  
AUD_BCLK : inout std_logic -- Audio CODEC Bit-Stream Clock  
);
end component;

begin
V1: de2_wm8731_audio port map (  
clk => audio_clock(1),  
reset_n => '1',  
test_mode => '0', -- Output a sine wave  
audio_request => audio_request,  
data => "0000000000000000",  
tone => tone_out,  
stop => Stop,  
-- Audio interface signals  
AUD_ADCLRCK => AUD_ADCLRCK,  
AUD_ADCDAT => AUD_ADCDAT,  
AUD_DACLRCK => AUD_DACLRCK,  
AUD_DACDAT => AUD_DACDAT,
AUD_BCLK  => AUD_BCLK

process (CLk)
begin
if rising_edge(CLk) then
    audio_clock <= audio_clock + "1";
end if;
end process;

process (clk)
begin
if rising_edge (clk) then
    if reset_n = '0' then
        tone <= (others => '0');
    else
        if chipSelect = '1' then
            if address = '0' then
                if write = '1' then
                    tone <= writedata;
                end if;
            end if;
        end if;
    end if;
end if;
end process;

process (clk)
begin
if rising_edge (clk) then
    if reset_n = '0' then
        counter <= (others => '0');
    else
        counter <= counter +1;
    end if;
end if;
end process;

process (clk)
begin
if rising_edge (clk) then
    if reset_n = '0' then
        stop <= '0';
    else
        if (write = '1' and chipSelect = '1') then
            stop <= '0';
        elsif (stopCount = "111") then
            stop <= '1';
        end if;
    end if;
end if;
end process;

process (counter (24))
begin
if rising_edge (counter (24)) then
    if reset_n = '0' then
        counter_tone <= (others => '0');
    else
        if (counter_tone = "11") then
            stopCount <= stopCount +1;
        end if;
end if;
counter_tone <= counter_tone +1;
end if;
end if;
end process;

with tone select tone_out <=
tone_out1 when x"0000",
tone_out2 when x"0001",
tone_out3 when x"0002",
tone_out0 when others;

with counter_tone select tone_out0 <=
"0000" when "00",
"0001" when "01",
"0010" when "10",
"0011" when others;

with counter_tone select tone_out1 <=
"0001" when "00",
"0001" when "01",
"0010" when "10",
"0011" when others;

with counter_tone select tone_out2 <=
"0010" when "00",
"0011" when "01",
"0110" when "10",
"0011" when others;

with counter_tone select tone_out3 <=
"0000" when "00",
"0001" when "01",
"0000" when "10",
"0011" when others;

end rtl;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
entity musicRom1 is
port (Clk: in std_logic;
addr : in unsigned(10 downto 0);
data : out unsigned(15 downto 0));
end musicRom1;

architecture imp of musicRom1 is

constant ROM : rom_type :=
(X"061c", X"0a1f", X"b417", X"4370", X"e7cf", X"2b6", X"3d6a", X"f1c3", X"c64", X"42b7", X"df69", X"f16", X"f1c2", X"46ec", X"ecfd", X"b10d", X"8000", X"c06c", X"e483", X"5dec", X"bc6c", X"e76", X"4e0a", X"bece", X"f270", X"3a8e", X"bfbf", X"b06f", X"371e", X"840c", X"4d75", X"106b", X"a738", X"3e13", X"0f21", X"b407", X"4205", X"f99b", X"dbe0", X"fc62", X"34e9", X"f874", X"aca9", X"7bd1", X"cf0e", X"d725", X"5f4e", X"cc20", X"dd1c", X"5109", X"e01", X"ec4a", X"3d8f", X"c92f", X"992", X"4b0e", X"856c", X"3b14", X"32fb", X"91da", X"3412", X"2411", X"a59c", X"b30", X"0e0b", X"cb9", X"04fa", X"3082", X"02d4", X"a2b", X"6a4e", X"0eb", X"d13f", X"5766", X"d55f", X"7d65", X"4bd9", X"ac91", X"eaf1", X"35a8", X"d4fa", X"f09d", X"4fe6", X"968e", X"01d", X"54a4", X"8d0b", X"20fc", X"3a51", X"a271", X"a2a4", X"2629", X"bd58", X"039c", X"271a", X"12e4", X"a75c", X"8a58", X"f0d4", X"cabo", X"4da2", X"ec05", X"d315", X"432b", X"d535", X"e952", X"2f25", X"dc8e", X"ecd1", X"46bf", X"b1b2", X"eafc", X"6b2d", X"97eb", X"072f", X"4e75", X"ab59", X"0cdd", X"33dd", X"bbf0", X"03be", X"1e73", X"1e9", X"ab4a", X"464e", X"06d7", X"c07e", X"45f6", X"f1b", X"ca50", X"3d74", X"e2ce", X"d3e3", X"307c", X"e18d", X"e850", X"3c14", X"d3bc", X"c61b", X"71ee", X"bb19", X"db64", X"58f3", X"bf15", X"ec73", X"4f0f", X"c4bb", X"f8ea", X"1a5e", X"2b13", X"a5e9", X"316d", X"20fe", X"b476", X"3f7e", X"04d5", X"bf6e", X"3a9c", X"f2fa", X"d101", X"3380", X"e7b4", X"dec4", X"3273", X"f770", X"abdf", X"62fc", X"e15b", X"bcd7", X"593d", X"dc40", X"cf6d", X"53f6", X"d2f6", X"ea6b", X"1414", X"3440", X"bddd", X"0f47", X"400e", X"ae5f", X"2a24", X"1ed3", X"b836", X"2a8f", X"11a3", X"c28c", X"2a8e", X"fe93", X"d365", X"2621", X"10b9", X"a38d", X"4599", X"1150", X"a094", X"4870", X"ff64", X"b79f", X"4bb1", X"edce", X"8d94", X"d077", X"3b98", X"2a5", X"6e3c", X"5b84", X"b557", X"0774", X"3fe", X"9494", X"09f9", X"2ece", X"b96a", X"19d8", X"17ec", X"ae33", X"1548", X"26d6", X"aa06", X"193c", X"3e0c", X"9a8b", X"2a2b", X"acc7", X"ac45", X"32bd", X"00c", X"e2e", X"361f", X"f59d", X"bd6c", X"6362", X"d28c", X"e3d2", X"4bb0", X"c93f", X"ec2d", X"3ed1", X"cd4d", X"ffdf", X"a242", X"ce34", X"0346", X"34c9", X"bd30", X"e904", X"6221", X"a4ad", X"032a", X"47ae", X"aecc", X"0f7d", X"3d60", X"c21a", X"fb5b", X"2e3d", X"077b", X"b810", X"5414", X"ed9c", X"d200", X"48ba", X"dd17", X"fd62", X"3de3", X"d082", X"fl27", X"2c4e", X"d22c", X"f4f", X"2d61", X"dce4", X"1c16", X"7d99", X"be9b", X"d63a", X"5d12", X"bd6a", X"e0f0", X"4d06", X"b6be", X"fa65", X"282f", X"0471", X"cc65", X"3c0a", X"5eb", X"dd20", X"36f7", X"e00b", X"ef13", X"281d", X"0d6b", X"ffbf", X"lc92", X"d704", X"1070", X"a037", X"0773", X"b11a", X"5372", X"eef7c", X"b941", X"5741", X"cb8d", X"e6e4", X"47b5", X"c482", X"0711", X"a190", X"998b", X"f38d", X"162d", X"f6b6", X"f5be", X"15ae", X"f122", X"fe71", X"0887", X"f075", X"00e9", X"04ba", X"ee6b", X"0e92", X"ef83", X"2a0b", X"ae39", X"2a57", X"1fd4", X"b09f", X"5abf", X"ccfe", X"e5cf", X"473a", X"be25", X"1a40", X"137a", X"e447", X"1f6f", X"f648", X"fee7", X"113e", X"ec54", X"0ec7", X"f9ff", X"f2a1", X"112d", X"8e5c", X"0f79", X"f589", X"0346", X"f732", X"2ca9", X"b564", X"0d5c", X"3ba3", X"7f52", X"7bbf", X"9fao", X"1ffb", X"1a48", X"c532", X"4a35", X"cd06", X"1861", X"0ba3", X"e8e", X"2254", X"dd9d", X"f6f0", X"f901", X"fb4", X"c0db", X"ed1a", X"0beb", X"f78d", X"029f", X"0e2", X"ec55", X"3405", X"c600", X"0110", X"274", X"9b6d", X"6813", X"8e09", X"66ab", X"ab2d", X"4db7", X"c70", X"2d0f", X"e852", X"088d", X"0698", X"ff46", X"e08", X"ec8e", X"125a", X"e996", X"0e44", X"f05d", X"0420", X"fd38", X"ff45", X"070a", X"e2eb", X"2753", X"dd31", X"0077", X"a086", X"e021", X"e872", X"0b68", X"fe52", X"0cad", X"c3f3", X"0e68", X"03a5", X"02b", X"0655", X"fe03", X"047f", X"f69d", X"05c4", X"f59n", X"f2e", X"fae", X"f8c7", X"02b1", X"fa3d", X"0d6f", X"f6b3", X"088", X"f59a", X"fadb", X"0382", X"f318", X"0688", X"f2c4", X
begin
process (Clk)
begin
if rising_edge(Clk) then
  data <= ROM(TO_INTEGER(addr));
end if;
end process;
end imp;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
entity musicRom is
port (Clk: in std_logic;
addr : in unsigned(15 downto 0);
data : out unsigned(15 downto 0));
end musicRom;

architecture imp of musicRom is

constant ROM : rom_type is array (0 to 1728) of unsigned(15 downto 0):

architecture musicRom is

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
end musicRom;
begin
process (Clk)
begin
if rising_edge(Clk) then
data <= ROM(TO_INTEGER(addr));
end if;
end process;
end imp;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity rotaryController is
  port(
    clk : in std_logic;
    input : in std_logic_vector (1 downto 0);
    reset_n : in std_logic;
    output : out unsigned (1 downto 0)
  );
end entity;

architecture rtl of rotaryController is
  type state_type is (s0, s1, s2, s3, s4, s5, s6);

  signal state : state_type;
  --signal counter : unsigned (3 downto 0);
begin

  -- Logic to advance to the next state
  process (clk)
  begin
  if reset_n = '0' then
    state <= s0;
  elsif (rising_edge(clk)) then
    case state is
    when s0 =>
      if input = "01" then
        state <= s1;
      elsif input = "10" then
        state <= s4;
      else
        state <= s0;
      end if;
    when s1 =>
      if input = "11" then
        state <= s2;
      elsif input = "00" then
        state <= s0;
      else
        state <= s1;
      end if;
    when s2 =>
      if input = "10" then
        state <= s3;
      elsif input = "00" then
        state <= s0;
      else
        state <= s2;
      end if;
  end process;
end
end if;
when s3 =>
if input = "00" then
state <= s0;
else
state <= s3;
end if;
when s4 =>
if input = "11" then
state <= s5;
elsif input = "00" then
state <= s0;
else
state <= s4;
end if;
when s5 =>
if input = "01" then
state <= s6;
elsif input = "00" then
state <= s0;
else
state <= s5;
end if;
end case;
end if;
end process;

when s6 =>
if input = "00" then
state <= s0;
else
state <= s6;
end if;
end case;
end if;
end process;

-- Output depends solely on the current state
process (state)
begin
case state is
when s0 =>
output <= "00";
when s1 =>
output <= "00";
when s2 =>
output <= "00";
when s3 =>
output <= "10";
when s4 =>
output <= "00";
when s5 =>
output <= "00";
when s6 =>
output <= "11";
end case;
end process;
end rtl;
library ieee;
use ieee.std_logic_1164.all;

entity sram_controller is
  port (  
    signal chipselect : in std_logic;
    signal write, read : in std_logic;
    signal address : in std_logic_vector(17 downto 0);
    signal readdata : out std_logic_vector(15 downto 0);
    signal writedata : in std_logic_vector(15 downto 0);
    signal byteenable : in std_logic_vector(1 downto 0);
    signal SRAM_DQ : inout std_logic_vector(15 downto 0);
    signal SRAM_ADDR : out std_logic_vector(17 downto 0);
    signal SRAM_UB_N, SRAM_LB_N : out std_logic;
    signal SRAM_WE_N, SRAM_CE_N : out std_logic;
    signal SRAM_OE_N : out std_logic
  );
end sram_controller;

architecture dp of sram_controller is
begin
  SRAM_DQ <= writedata when write = '1' else (others => 'Z');
  readdata <= SRAM_DQ;
  SRAM_ADDR <= address;
  SRAM_UB_N <= not byteenable(1);
  SRAM_LB_N <= not byteenable(0);
  SRAM_WE_N <= not write;
  SRAM_CE_N <= not chipselect;
  SRAM_OE_N <= not read;
end dp;
#ifndef CONTROL_H_
define CONTROL_H_

#define CONTROL_RIGHT 2
#define CONTROL_LEFT 3

#define CONTROL_DIR() IORD_16DIRECT (ROTARY_BASE, 0)

#endif /*CONTROL_H__*/
#include <io.h>
#include <system.h>
#include <stdio.h>
#include <stdlib.h>
#include <sys/alt_irq.h>
#include <alt_types.h>
#include "vga.h"
#include "tiles.h"
#include "control.h"
#include "sound.h"
#define GRAVITY 3
#define X_STEP 48
#define MAX_LEVEL 40
#define LEVEL_INC 5
#define MIN_SPEED 0x1FFF
#define START_SPEED 0xFFFF
#define SPEED_INC ((START_SPEED/MAX_LEVEL)*2)

int seeder = 2020;
int highScore = 0;
int score = 0;
int health = 8;
int man_x, next_man_x;
int man_y, next_man_y;
int man_y_vel;
int genPlatform = 0, drawPlatform = 0;
int platformType, platformX, lastY = 0;
int tileOffset, pixOffset;
int tiles[40][32];
int onTile = 0, scoreUpdated = 0;
int tile_under = TILE_BLACK;
int bouncing = 0;
int bounce_vel = 0;
int topHit = 0;
int onSand = 0, sand_row = -1, sandCounter = 0, bFrom = -1, speed, row_under = 0;
int level, genLevelProb;

int genY(int actualY) {
    int topy;
    GET_OFFSETS();
topy = tileOffset + actualY - 1;

    if(topy > 31) tophy -= 30;
    if(topy < 2) tophy += 30;

    return tophy;
}

void setupScreen() {
    srand(seeder);
    SET_SPEED (0);

    level = MAX_LEVEL;
    genPlatform = drawPlatform = lastY = onTile = scoreUpdated =
    bouncing = bounce_vel = topHit = onSand = sandCounter = 0;

    score = 0;
    health = 8;
    man_x = (MAX_X - MIN_X)/2 - MAN_W/2;
    man_y = TILE_H*15 - MAN_H;
    man_y_vel = 0;
```c
int x, y;
for (x = 0; x < 40; x++) {
    SET_TILE(x, 0, TILE_WHITE);
    SET_TILE(x, 1, TILE_SPIKE_REV);
}
for (x = 0; x < 40; x++) {
    for (y = 2; y <= 31; y++) {
        SET_TILE(x, y, TILE_BLACK);
    }
}
puittiles(0, 0, 3, TILE_HEALTH1);
puittiles(33, 0, 3, TILE_SCORE1);
for (x = 10; x <= 30; x = x + 3) {
    puttiles(x, genY(28), 3, TILE_BRICK1);
}
next_man_x = man_x;
next_man_y = man_y;
genLevelProb = (MAX_LEVEL*(level−(MAX_LEVEL/2)) − 100);
}
void bounceTo(int bVel, int bounceFrom) {
    //printf("Starting bounce\n");
    makeSound (SOUNDOFBOUNCE);
    bounce_vel = bVel;
    bouncing = 1;
    bFrom = bounceFrom;
}
void waitForInput(int count) {
    muteTheBackground ();
    while(count) {
        if (CONTROL_DIR() == CONTROL_LEFT || CONTROL_DIR() == CONTROL_RIGHT) {
            count --;
        }
    }
}
void gameOver() {
    int x, y;
    seeder += score;
    if(score > highScore) {
        highScore = score;
    }
    SET_SPEED(0);
    for (x = 0; x < 40; x++) {
        for (y = 0; y <= 31; y++) {
            SET_TILE(x, y, TILE_WHITE);
        }
    }
    puttiles(18, genY(10), 4, TILE_GAME_OVER1);
    puttiles(17, genY(17), 3, TILE_SCORE1);
    setScore(score, 20, genY(17));
```
puttiles(16, genY(18), 2, TILE_HIGH1);
puttiles(18, genY(18), 3, TILE_SCORE1);
setScore(highScore, 21, genY(18));

man_x = (MAX_X - MIN_X)/2 - MAN_W/2;
man_y = TILE_H*9 - MAN_H;

SET_MAN_DIR (MAN_FORWARD);
SET_MAN_X(man_x);
SET_MAN_Y(man_y);

waitForInput(10000);

setupScreen();
SET_SPEED (START_SPEED);

}

void updateManY() {
    int x_tile, y_tile;

    x_tile = (man_x + MAN_W)/TILE_W;
    if(x_tile >= 40) x_tile = 39;
    y_tile = (man_y + MAN_H + pixOffset)/TILE_H + tileOffset - 1;
    if(y_tile > 31) y_tile -= 30;
    if(y_tile < 2) y_tile += 30;

    tile_under = tiles[x_tile][y_tile];
    if(tile_under == TILE_BLACK) {
        x_tile = (man_x)/TILE_W;
        if(x_tile >= 40) x_tile = 39;
        tile_under = tiles[x_tile][y_tile];
    }

    if(tile_under != TILE_BLACK && !bouncing) {
        onTile = 1;
    } else {
        onTile = 0;
    }

    if(!bouncing) {
        if(onTile) {
            row_under = y_tile;
            if(tile_under == TILE_SPIKE || tile_under == TILE_SPRING) {
                bounceTo(15, tile_under);
            } else if(tile_under >= TILE_SAND1 && tile_under <= TILE_SAND3 && !onSand) {
                onSand = 1;
                sand_row = y_tile;
                sandCounter = 0x7FFF;
            } else {
                next_man_y += GRAVITY;
            }
        } else {
            //printf("Bouncing\n");
            if(!bounce_vel) {
                bouncing = 0;
                // printf("Done Bouncing\n");
            }
        }
    }
static void drawScreen(void * context, alt_u32 id) {
    int x, new_y, pth = topHit;
    GET_OFFSETS();

    setScore(score, SCORE_X, 0);
    setHealth(health);

    if (man_x < next_man_x) {
        man_x += 8;
        if (man_x > MAX_X - MAN_W) {
            man_x = next_man_x = MAX_X - MAN_W;
        }
        SET_MAN_DIR(MAN_RIGHT);
    } else if (man_x > next_man_x) {
        man_x -= 8;
        if (man_x < MIN_X) {
            man_x = next_man_x = MIN_X;
        }
        SET_MAN_DIR(MAN_LEFT);
    } else {
        SET_MAN_DIR(MAN_FORWARD);
    }

    new_y = man_y;
    if (bouncing) {
        new_y -= bounce_vel;
        if (bounce_vel >= 1) bounce_vel --;
    } else if (onTile) {
        new_y = row_under - tileOffset + 1;
        if (new_y < 2) new_y += 30;
        new_y = new_y * 16 - MAN_H - pixOffset;
    } else if (man_y < next_man_y) {
        new_y += 1;
    } else if (man_y > next_man_y) {
        new_y -= 1;
    }

    topHit = 0;
    if (new_y > (MAX_Y - MAN_H)) {
        new_y = (MAX_Y - MAN_H);
        bounceTo(20, TILE_BLACK);
        health--;
    } else if (new_y < (TILE_H * 2)) {
        new_y = (TILE_H * 2);
        topHit = 1;
        if (pth != topHit && topHit && (!bouncing || (bouncing && bFrom != TILE_SPIKE))) {
            health--;
        }
    }

    man_y = new_y;
    SET_MAN_X(man_x);
    SET_MAN_Y(man_y);

    if (lastY != tileOffset) {
        genPlatform = 0;
        for (x = 0; x < 40; x++) {
            SET_TILE(x, tileOffset, TILE_BLACK);
        }
    }
}
if(drawPlatform) {
    lastY = tileOffset;
    putPlatform(platformX, tileOffset, platformType);
    drawPlatform = 0;
}

if(sandCounter < 0) {
    onSand = 0;
    for(x = 0; x < 40; x++) {
        SET_TILE(x, sand_row, TILE_BLACK);
    }
}

if(health == 0) {
    makeSound (SOUNDOFDEATH);
    gameOver();
}

RESET_INTERRUPT();
}

void generatePlatform() {
    if(!genPlatform) {
        genPlatform = 1;
        drawPlatform = (rand()%((MAX_LEVEL*MAX_LEVEL) <= genLevelProb);
    }

    if(drawPlatform) {
        platformType = rand()%100;
        if(platformType >= 0 && platformType < 40) {
            platformType = TILE_BRICK1;
        } else if(platformType >= 40 && platformType < 60) {
            platformType = TILE_SAND1;
        } else if(platformType >= 60 && platformType < 80) {
            platformType = TILE_SPIKE;
        } else if(platformType >= 80 && platformType < 95) {
            platformType = TILE_SPRING;
        } else {
            platformType = TILE_POWERUP;
            if(health == 8) {
                genPlatform = 0;
                drawPlatform = 0;
            }
        }
        platformX = rand()%35;
    }
}

void updateManPosition() {
    if(next_man_x == man_x) {
        if(CONTROL_DIR() == CONTROL_LEFT) {
            next_man_x -= X_STEP;
        } else if(CONTROL_DIR() == CONTROL_RIGHT) {
            next_man_x += X_STEP;
        }
    }

    if(next_man_x < MIN_X) next_man_x = MIN_X;
    else if(next_man_x > (MAX_X - MAN_W)) next_man_x = (MAX_X - MAN_W);
void updateScore() {
    if (onTile == 1 && !scoreUpdated) {
        score++;
        if (tile_under == TILE_SPIKE) {
            health--;  
        } else if (tile_under == TILE_POWERUP) {
            if (health < 8) {
                health++;
            }
        }
    }
    level = MAX_LEVEL - score/LEVEL_INC;
    if (level <= 0) level = 1;
    speed = START_SPEED - MAX_LEVEL*SPEED_INC + level*SPEED_INC;
    if (speed < MIN_SPEED) speed = MIN_SPEED;
    SET_SPEED(speed);
    genLevelProb = (MAX_LEVEL*(level-(MAX_LEVEL/2)) - 100);
    if (genLevelProb < MAX_LEVEL*2) genLevelProb = MAX_LEVEL*2;
    scoreUpdated = 1;
} else if (onTile == 0) {
    scoreUpdated = 0;
}

int main() {
    alt_irq_register(VGA_IRQ, NULL, (void*)drawScreen);
    alt_irq_register(GAME_SOUND_IRQ, NULL, (void*)newBackGroundMusic);
    setupScreen();

    waitForInput(1);
    SET_SPEED (START_SPEED);

    while(1) {
        generatePlatform();
        updateManPosition();
        updateScore();
        if (onSand) sandCounter --;
    }

    return 0;
}
#ifndef SOUND_H_
define SOUND_H_

#include "back.h"

int vadd = 0;

define SOUNDOFDEATH 0
define SOUNDOFBOUNCE 1

void makeSound (int sound){
    IOWR_16DIRECT (GAME_SOUND_BASE, 2, 0);
    IOWR_16DIRECT (GAME_SOUND_BASE, 0, sound);
    IOWR_16DIRECT (GAME_SOUND_BASE, 4, 1);
    IOWR_16DIRECT (GAME_SOUND_BASE, 2, 1);
}

void muteTheBackground (){ 
    int i =0;
    while (i < 32){
        IOWR_16DIRECT (GAME_SOUND_BASE, 64+i *2 , 0);
        i++; 
    }
    return ;
}

static void newBackGroundMusic (void * context, alt_u32 id)
{
    int i =0;
    while (i < 32){
        IOWR_16DIRECT (GAME_SOUND_BASE, 64+i *2 , value[vadd]);
        vadd++;
        if (vadd >= 208212){
            vadd = 0;
        }
        i++; 
    }
}

#endif /*SOUND_H__*/
#ifndef TILES_H_
#define TILES_H_

#include "vga.h"

#define TILE_0 0
#define TILE_1 1
#define TILE_2 2
#define TILE_3 3
#define TILE_4 4
#define TILE_5 5
#define TILE_6 6
#define TILE_7 7
#define TILE_8 8
#define TILE_9 9
#define TILE_BLACK 10
#define TILE_BRICK1 11
#define TILE_BRICK2 12
#define TILE_BRICK3 13
#define TILE_GAME_OVER1 14
#define TILE_GAME_OVER2 15
#define TILE_GAME_OVER3 16
#define TILE_GAME_OVER4 17
#define TILE_HEALTH1 18
#define TILE_HEALTH2 19
#define TILE_HEALTH3 20
#define TILE_HEART 21
#define TILE_HIGH1 22
#define TILE_HIGH2 23
#define TILE_POWERUP 24
#define TILE_SAND1 25
#define TILE_SAND2 26
#define TILE_SAND3 27
#define TILE_SCORE1 28
#define TILE_SCORE2 29
#define TILE_SCORE3 30
#define TILE_SPIKE_REV 31
#define TILE_SPIKE 32
#define TILE_SPRING 33
#define TILE_WHITE 34

#define SCORE_X 36
#define HEALTH_X 3

void puttiles(int x, int y, int count, int startTile) {
    int i = 0;
    for(i = 0; i<count; i++) {
        SET_TILE((x+i), y, (startTile+i));
    }
}

void setScore(int score, int x, int y) {
    int i;
    for(i = 3; i >= 0; i--) {
        SET_TILE((x+i), y, score%10);
        score = score/10;
    }
}

void setHealth(int health) {
    int i;
    for(i = 0; i < 8; i++) {
        SET_TILE((HEALTH_X+i), 0, (i < health) ? TILE_HEART : TILE_WHITE);
    }
}
void putPlatform(int x, int y, int platform) {
    int i;
    for (i = 0; i < 3; i++) {
        SET_TILE((x+i), y, (platform == TILE_SPIKE || platform == TILE_SPRING ||
                    platform == TILE_POWERUP) ? platform : platform + i);
    }
    for (i = 0; i < 3; i++) {
        SET_TILE((x+3+i), y, (platform == TILE_SPIKE || platform == TILE_SPRING ||
                    platform == TILE_POWERUP) ? platform : platform + i);
    }
}

#ifndef /*TILES_H_*/
#endif /*TILES_H__*/
#ifndef VGA_H_
#define VGA_H_

#include <system.h>

#define MIN_X 4
#define MAX_X 639
#define MIN_Y 32
#define MAX_Y 480

#define MAN_W 20
#define MAN_H 28
#define TILE_W 16
#define TILE_H 16

extern int tiles[40][32];

#define PROPERTY_BITS 2
#define PROPERTY_TILE 0
#define PROPERTY_MAN 1
#define PROPERTY_SETTING 2
#define PROPERTY_IRQ 3

#define CREATE_ADDRESS(property, address) \
  (0x1FFFFF & (((property) << (16−PROPERTY_BITS)) | (address))∗2))

#define SET_VGA_PROP(property, address, value) \
  IOWR_16DIRECT(VGA_BASE, CREATE_ADDRESS(property, address), (value))
#define GET_VGA_PROP(property, address) \
  IORD_16DIRECT(VGA_BASE, CREATE_ADDRESS(property, address))

/* Tile Settings */
#define CREATE_TILE_ADDR(x, y) \
 (((y & 0x1F) << 6) | (x & 0x3F))
#define SET_TILE(x, y, value) \
  tiles[x][y] = value; \
  SET_VGA_PROP(PROPERTY_TILE, CREATE_TILE_ADDR(x, y), (value))
#define GET_TILE(x, y) \
  (0x2F & GET_VGA_PROP(PROPERTY_TILE, CREATE_TILE_ADDR(x, y))))

#define GET_OFFSETS() \
  alt_u16 readdata = IORD_16DIRECT(VGA_BASE, 0) ∗ 0xffc0; \
  tileOffset = ((readdata & 0xf800) >> 11); \
  pixOffset = ((readdata & 0x0780) >> 7)

#define RESET_INTERRUPT() \
  SET_VGA_PROP(PROPERTY_IRQ, 0, 0)

/* Man Settings */
#define MAN_FORWARD 0
#define MAN_LEFT 1
#define MAN_RIGHT 2

#define SET_MAN_PROP(param, value) SET_VGA_PROP(PROPERTY_MAN, param, value)
#define SET_MAN_X(x) SET_MAN_PROP(0, x)
#define SET_MAN_Y(y) SET_MAN_PROP(1, y)
#define SET_MAN_DIR(d) SET_MAN_PROP(2, d)

/* Settings */
#define SETTING_SPEED 0
#define SET_SETTING(param, value) SET_VGA_PROP(PROPERTY_SETTING, param, value)
#define SET_SPEED(s) \
    speed = s; \
    SET_SETTING(SETTING_SPEED, s)

#endif /*VGA_H__*/
static const struct {
  unsigned int width;
  unsigned int height;
  unsigned int bytes_per_pixel; /* 3:RGB, 4:RGBA */
  unsigned char pixel_data[16 * 16 * 3 + 1];
} gimp_image = {
  16, 16, 3,
  "\376\376\376\376\376\376\376\376\376\376\376\376\376\376\376\376\376\376"
  "\376\376\376\376\376\376\376\376\376\376\376\376\376\376\376\376\376\376"
  "\376\376\376\376\376\376\376\376\376\376\376\376\376\376\376\376\376\376"
  "\376\376\376\376\376\376\376\376\376\376\376\376\376\376\376\376\376\376"
  "\376\376\376\376\376\376\376\376\376\376\376\376\376\376\376\376\376\376"
  "\376\376\376\376\376\376\376\376\376\376\376\376\376\376\376\376\376\376"
  "\376\376\376\376\376\376\376\376\376\376\376\376\376\376\376\376\376\376"
  "\376\376\376\376\376\376\376\376\376\376\376\376\376\376\376\376\376\376"
  "\376\376\376\376\376\376\376\376\376\376\376\376\376\376\376\376\376\376"
  "\376\376\376\376\376\376\376\376\376\376\376\376\376\376\376\376\376\376"
  "\376\376\376\376\376\376\376\376\376\376\376\376\376\376\376\376\376\376"
  "\376\376\376\376\376\376\376\376\376\376\376\376\376\376\376\376\376\376"
  "\376\376\376\376\376\376\376\376\376\376\376\376\376\376\376\376\376\376"
  "\376\376\376\376\376\376\376\376\376\376\376\376\376\376\376\376\376\376"
  "\376\376\376\376\376\376\376\376\376\376\376\376\376\376\376\376\376\376"
  "\376\376\376\376\376\376\376\376\376\376\376\376\376\376\376\376\376\376"
  "\376\376\376\376\376\376\376\376\376\376\376\376\376\376\376\376\376\376"
mif: mif.cpp $(FILE)
cp -f $(FILE) input.c
g++ -fno-stack-protector mif.cpp
./a.out > out.txt
rm -f input.c a.out

constant: constant.cpp $(FILE)
cp -f $(FILE) input.c
g++ -fno-stack-protector constant.cpp
./a.out > out.txt
rm -f input.c a.out

tile: tile.cpp $(FILE)
cp -f $(FILE) input.c
g++ -fno-stack-protector tile.cpp
./a.out > out.txt
mv out.txt $(FILE).tile.txt
rm -f input.c a.out
```cpp
#include <iostream>
#include <vector>
#include <string>
#include <string.h>
#include <stdio.h>
#include <stdlib.h>
#include "input.c"

using namespace std;

const char *byte_to_binary(int x) {
  static char b[9];
  b[0] = 0;
  int z;
  for (z = 256; z > 0; z >>= 1) {
    strcat(b, ((x & z) == z) ? "1" : "0");
  }
  return b;
}

void removeFirst (char *s) {
  if (*s == '\0') return;
  *s = *(s+1);
  removeFirst (s+1);
}

string f(int i) {
  char d[9];
  sprintf(d, "%s", byte_to_binary(i));
  removeFirst(d);
  return d;
}

string f2(int i) {
  char d[2];
  sprintf(d, "%02x", i);
  return d;
}

int main() {
  int pixels = gimp_image.width*gimp_image.height;
  char pcount[100];
  sprintf(pcount, "%d", pixels-1);
  string out = "";
  //out += "type _type is array(0 to " + (string) pcount + ") of std_logic_vector;
  //out += "(" + ((gimp_image.bytes_per_pixel==3) ? "23" : "24") + " downto 0);\n"
  //out += "constant _image : _type := (");
  if(gimp_image.bytes_per_pixel==3) {
    out += (gimp_image.pixel_data[3] != 0x00) ? "1" : "0";
    out += f(gimp_image.pixel_data[0]);
    out += f(gimp_image.pixel_data[1]);
    out += f(gimp_image.pixel_data[2]);
  } else {
    out += "x";
    out += f2(gimp_image.pixel_data[0]);
    out += f2(gimp_image.pixel_data[1]);
    out += f2(gimp_image.pixel_data[2]);
  }
  out += "\t";
```
int i = gimp_image.bytes_per_pixel;
while(i < pixels*gimp_image.bytes_per_pixel) {
  if(gimp_image.bytes_per_pixel==4){
    //out += \"", \\
    out += (gimp_image.pixel_data[i+3] != 0x00) ? "1" : "0";
    out += f(gimp_image.pixel_data[i+0]);
    out += f(gimp_image.pixel_data[i+1]);
    out += f(gimp_image.pixel_data[i+2]);
    i = i + 4;
  } else {
    //out += \"", x\\n    out += f2(gimp_image.pixel_data[i+0]);
    out += f2(gimp_image.pixel_data[i+1]);
    out += f2(gimp_image.pixel_data[i+2]);
    i = i + 3;
  }
  out += \"\n;
for f in inputs/*.tile.c; do
  echo "Processing $f file..";
  make tile FILE=$f;
  mv $f.tile.txt outputs/
done

n=0
i=0

cat tile_mif_start.txt > tiles.mif
for f in outputs/*.tile.c.tile.txt; do
  echo "$n −−> $f"
  while read line; do
    if [ -n "$line" ]; then
      echo -e "\t$i   :   $line;" >> tiles.mif;
      i=$(($i + 1));
    fi
  done < $f
  n=$(($n + 1));
done

if [ "$i" -ne "12288" ]; then
  echo -e "\t[$i..12287]   :   0;" >> tiles.mif;
fi

echo "END;" >> tiles.mif
#include <iostream>
#include <vector>
#include <string>
#include <string.h>
#include <stdio.h>
#include <stdlib.h>
#include "input.c"

using namespace std;

int main() {
  int pixels = gimp_image.width*gimp_image.height;
  string out = "";
  int i = 0;
  int o;
  char d[9];
  while(i < pixels*gimp_image.bytes_per_pixel) {
    o = (((gimp_image.pixel_data[i+0] >> 3)) << 11) & 0xF800;
    o += (((gimp_image.pixel_data[i+1] >> 2)) << 5) & 0x07E0;
    o += (gimp_image.pixel_data[i+2] >> 3) & 0x001F;
    sprintf(d, "%d", o);
    out += d;
    i = i + 3;
    out += "\n";
  }
  cout << out << endl;

  return 0;
}