

# Fundamentals of Computer Systems

## Transistors, Gates, and ICs

Stephen A. Edwards

Columbia University

Fall 2012

# Semiconductor

sem·i·con·duc·tor


noun

1. a substance, such as silicon or germanium, with electrical conductivity intermediate between that of an insulator and a conductor
2. a semiconductor device

# Sand into Silicon



Silica a.k.a.  $\text{SiO}_2$  a.k.a. Quartz




Elemental, amorphous silicon




Monocrystalline  
Silicon Ingot

# Doping Silicon Makes It a Better Conductor




Undoped (pure)  
silicon crystal

Not a good  
conductor




p-type (doped)  
silicon

boron atom  
steals a nearby  
electron




n-type (doped)  
silicon:  
extra electron on  
arsenic atom  
jump loose


# A PN Junction aka A Diode



# A PN Junction aka A Diode




# A PN Junction aka A Diode



# An N-Channel MOS Transistor




Gate at 0V: Off




# An N-Channel MOS Transistor



Gate positive: On



# The CMOS Inverter




An inverter is built from two MOSFETs:

An n-FET connected to ground

A p-FET connected to the power supply

# The CMOS Inverter




When the input is near the power supply voltage ("1"),

the p-FET is turned off;

the n-FET is turned on, connecting the output to ground ("0").

n-FETs are only good at passing 0's


# The CMOS Inverter



When the input is near ground (“0”),  
the p-FET is turned on, connecting the  
output to the power supply (“1”);  
the n-FET is turned off.


p-FETs are only good at passing 1’s

# The CMOS NAND Gate



Two-input NAND gate:  
two n-FETs in series;  
two p-FETs in parallel

# The CMOS NAND Gate




Both inputs 0:

Both p-FETs turned on

Output pulled high



# The CMOS NAND Gate




Both inputs 1:

Both n-FETs turned on

Output pulled low

Both p-FETs turned off

# The CMOS NOR Gate




Two-input NOR gate:

two n-FETs in parallel;


two p-FETs in series.

Not as fast as the NAND gate  
because n-FETs are faster than  
p-FETs

# A CMOS AND-OR-INVERT Gate





# Static CMOS Gate Structure




Pull-up and Pull-down networks must be complementary; exactly one should be connected for each input combination.

Series connection in one should be parallel in the other

# CMOS Inverter Layout




Cross Section Through  
N-channel FET




Top View

# Full Adder Layouts


fa\_ly\_mini\_jk size: 60     · 40 $\mu$ m (1.2 $\mu$ mCMOS)




fa\_ly\_opt1 size: 63     · 50 $\mu$ m (1.2 $\mu$ mCMOS)



Fulladd.L size: 37     · 26  $\mu$ m (0.5 $\mu$ mCMOS)




fa\_ly\_itt size: 117     · 31  $\mu$ m (1.2 $\mu$ mCMOS)



From <http://book.huihoo.com/design-of-vlsi-systems/>



# Intel 4004 Masks



# Intel 4004 Die Photograph

