

COLUMBIA UNIVERSITY  
SCHOOL OF ENGINEERING AND APPLIED SCIENCE

# EHDL

---

## Easy Hardware Description Language

COMS 4115 Programming Languages and Translators  
Final Report

Paolo Mantovani ( pm2613 )  
Mashooq Muhaimen ( mm3858 )  
Neil Deshpande ( nad2135 )  
Kaushik Kaul ( kk2746 )

December, 2011

# **Contents**

<i>Chapter 1 Introduction</i> .....	4
1.1 Motivation .....	4
1.2 Overview .....	4
1.2.1 Easy .....	4
1.2.2 Imperative .....	4
1.2.3 Concise.....	4
1.2.4 Adaptive.....	5
1.2.5 Powerful.....	5
<i>Chapter 2 Tutorial</i> .....	6
2.1 Getting Started.....	6
2.2 Selection Statements.....	6
2.3 Function Calls, Global Constants and Locals .....	7
2.4 Types .....	7
2.5 POS.....	8
2.6 Parallelism in EHDL .....	9
2.7 While Loops .....	10
2.8 Arrays .....	10
2.9 State Machines .....	11
2.10 Compilation .....	12
<i>Chapter 3 Reference Manual</i> .....	13
3.1 Introduction .....	13
3.2 Syntax Notation.....	13
3.3 Program .....	13
3.4 Lexical Conventions.....	13
3.4.1 Tokens .....	13
3.4.2 Whitespace .....	13
3.4.3 Comments .....	14
3.4.4 Identifiers .....	14
3.4.5 Reserved Identifiers .....	14
3.4.6 Literals .....	14
3.4.7 Operators.....	15
3.4.8 Separators.....	15
,   : ; () { } .....	15
3.5 Meaning of Identifiers.....	15
3.5.1 Types .....	15

3.5.2	Functions.....	15
3.6	Expressions.....	16
3.6.1	Numbers .....	16
3.6.2	Variables.....	16
3.6.3	Operator Expressions .....	17
3.7	Declarations.....	17
3.7.1	const Declaration.....	17
3.7.2	ASYNC Keyword .....	18
3.7.3	int Declaration.....	18
3.7.4	Array Declaration.....	18
3.7.5	Function Declaration.....	18
3.8	Statements .....	19
3.8.1	Selection statement .....	19
3.8.2	POS statement.....	19
3.8.3	While Statement.....	20
3.8.4	Call Statement .....	20
3.9	Scope .....	21
3.10	EHDL and Parallelism .....	21
<i>Chapter 4</i>	<i>Project Plan</i> .....	22
4.1	Team Responsibilities.....	22
4.2	Project Timeline .....	23
4.3	Software Development Environment .....	23
<i>Chapter 5</i>	<i>Architectural Design</i> .....	24
5.1	Overview .....	24
5.1.1	The Scanner.....	24
5.1.2	The Parser .....	24
5.1.3	The Abstract Syntax Tree.....	25
5.1.4	The Semantically Checked Abstract Syntax Tree .....	26
5.1.5	The Translator .....	27
<i>Chapter 6</i>	<i>Test Plan</i> .....	30
6.1	Error Cases .....	30
6.2	Working Cases.....	31
6.3	Bisect .....	34
6.4	Regression Tests .....	34
<i>Chapter 7</i>	<i>Lessons Learned</i> .....	36
7.1	Team-oriented Development: .....	36
7.2	Interface-oriented Design: .....	36
7.3	Version Control: .....	36
7.4	Test Suite .....	36
7.5	Bisect : Code Coverage .....	36
References.....		37
<i>Appendix A</i>	<i>Complete Listings</i> .....	38

# ***Chapter 1***

## **Introduction**

### **1.1 Motivation**

Fueled by advances in integrated circuits technology, digital systems have grown increasingly complex over the past several decades. The rise in complexity makes the hardware designer's job difficult. Our work aims to alleviate this difficulty by introducing a Hardware Description Language(HDL) that is easy to learn and straightforward to code in. We feel that traditional HDLs, such as VHDL, are unnecessarily verbose and more low-level than necessary. By developing a language that is succinct and at the same time defers more implementation details to the compiler, we hope to increase the productivity of hardware designers.

### **1.2 Overview**

EHDL is an easy, imperative, concise, adaptive and powerful language for simulating and synthesizing digital systems.

#### **1.2.1 Easy**

Our goal was to design a hardware description language that could be learned quickly and be mastered easily. We partly accomplish this by making our language syntactically similar to well known programming languages like C. Our hope is that programmers with exposure to traditional programming languages will be able to master our language with relative ease.

#### **1.2.2 Imperative**

A casual look at world's most popular programming languages will show us the immense popularity enjoyed by languages with imperative features. Even O'Caml, the primarily functional language that the EHDL compiler is written in, has imperative features. We believe this is so because an imperative style makes it easier for the programmer to think across abstraction levels. We kept this observation in mind while designing EHDL.

#### **1.2.3 Concise**

A typical VHDL program is verbose. It has lots of boiler-plate code that the programmer should not have to worry about. In contrast, EHDL aims to be concise.

#### **1.2.4 Adaptive**

EHDL is adaptive to changing technology. A powerful feature of EHDL is the feasibility it allows in re-timing circuits. All we have to do to adapt our design to a faster clock is by taking the existing code and adding one line POS statements. We will discuss this in more detail shortly.

#### **1.2.5 Powerful**

EHDL is powerful because it retains most of the capabilities of VHDL.

## Chapter 2

### Tutorial

#### 2.1 Getting Started

Our “hello world” program is a 32 bit adder. Here is how we write it:

```
int(32) c main (int(32) a, int(32) b ) {  
    c = a + b;  
}
```

This program is defining a function “main”. All EHDL programs consist of functions and optional global constants. The “main” function is a special one. It is the top level entity that glues together the entire system. Inputs and outputs of main are inputs and outputs of the entire system.

For our simple example, the output of main is c, a 32 bit bus. Similarly, a and b are 32 bit input buses. This program is purely combinational, i.e. the output signal depends purely on the input signals (later, we will talk about sequential logic). The statement “c= a + b;” specifies the output signal to be the sum of the input signals.

Assuming we save our program to adder.ehd1, to compile, we use *ehdl*, the EHDL compiler:

```
./ehdl -o adder.vhd adder.ehd1
```

This outputs VHDL code into adder.vhd. We can subsequently use adder.vhd to synthesize or simulate an adder circuit.

#### 2.2 Selection Statements

If/elseif/else and switch-case statements are used to express decisions. They can be nested. See figure 2 and figure 3

```
int(1) b main(int(1) a) {  
    if (a == 1) {  
        b = 0;  
    } else {  
        b = 1;  
    }  
}
```

Figure 2. Example of if/else  
dumb inverter

```
int(8) z main  
(int(8) a, int(8) b, int(8) c, int(8)  
d, int(2) sel ) {  
    switch ( sel ) {  
        case 0: z = a;  
        case 1: z = b;  
        case 2: z = c;  
        default:z = d;  
    }  
}
```

Figure 3. Example of switch/case : Four to One  
Multiplexer

## 2.3 Function Calls, Global Constants and Locals

The program in figure 4 takes in two 4 bit numbers  $a = b_3\text{-}b_2\text{-}b_1\text{-}b_0$  and  $b = c_3\text{-}c_2\text{-}c_1\text{-}c_0$  and sets the output  $d$  to  $b_3\text{-}b_2\text{-}c_1\text{-}c_0 + C_1 + 1$ , and output  $e$  to  $c + C_2$ .  $C_1$  and  $C_2$  are global constants.

Although seemingly meaningless, this program does touch upon several important features of EHDL. We will start at main. Main calls the function func3(), the output of func3 is wired to the output of main and the two inputs of func3 are wired to the main inputs  $a$  and  $b$ . func3() in turn calls func1() and func2(). Observe that the definition of the callees precede the definition of the callers in the program text. This ordering is not cosmetic, it is a requirement for a compilable program.

Let us now delve into the body of func3(). First note the declarations of local variables  $m1, m2$  and  $m3$ . Every EHDL variable must have a reset value. If a variable is not initialized(e.g.  $m1$  and  $m2$ ), the reset value is implicitly set to 0. For  $m3$ , we set it explicitly to 1. It should be obvious from the example that once defined, local variables can be used in other statements in the body of the function. They can be written to and read from. Second, note the declaration of the global constants. Global constants can be defined anywhere outside a function definition. They are visible to all functions that are defined in the file.

```
int(4) b func1 ( int(2) a ) {
    b(3:2) = a;
}

int(4) b func2 ( int(4) a ) {
    b(1:0) = a(1:0);
}

int(4) c func3( int(4) a , int(4) b ) {

    int(4) m1;
    int(4) m2;
    int(4) m3 = 1;
    (m1) = func1(a(3:2));
    (m2) = func2(b);
    m3 = C1;
    c = m1+ m2 + m3;
}

const int(4) C1 = 1;
const int(4) C2 = 2;

(int(4) d, int(4) e) main ( int(4) a,
int(4) b, int(2) c ) {
    (d) = func3(a,b);
    e = c + C2;
}
```

Figure 4. An EHDL program with function calls, locals variables and global constants

## 2.4 Types

EHDL is a strongly typed language. Types of all local variables, global constants and input/output port must be known at compile time. We can only use variables of the same type in an operator expression. The program in figure 1 will not compile if we make  $C_2$  in the expression  $e = c + C_2$  to be an int(8) rather than an int(4) constant. For all assignment statements except the ones containing multiplication, the type of the variable on the left hand side must equal the types of all the variables on the right hand side. For multiplication, two 4 bit numbers, when multiplied together, give an 8 bit type. Therefore, if  $a$  and  $b$  are 4 bit types in the statement  $c = a * b$ ;  $c$  must be an int(8) type.

EHDL does not have any concept of casting, implicit or explicit.

## 2.5 POS

Consider a 4 bit ripple carry adder. This circuit can be built using combinational logic. To speed up the design however, we would like to introduce registers between the 1 bit adders and then use pipelining. POS is the special keyword that gives the EHDL programmer the ability to place positive edge triggered registers that break the combinational path. Re-timing requires only moving the POS statement within the code, without having to rewrite any of the functional blocks.




Figure 5. 4 bit ripple carry adder

Figure 6 shows a pipelined implementation of the ripple carry adder. After the first POS statement, the identifiers sum and carry actually refer to the output of the register file between the first and second adder, the original local variables sum and carry that are input to the register file are no longer available. The register outputs are only read at the positive edge of a clock.

As is evident in the example, POS gives us the ability to read a variable that was written to in one of the earlier lines. This imperative style is fundamental to many programming languages, but not typically seen in HDLs.

We will mention two important points with regards to POS: first, in the statement `POS(condition);` *condition* can be any Boolean expression. In the ripple carry adder example, the condition was set to always true, so the reads from the register file were happening unconditionally at every positive edge. If instead we wrote `POS(a==1)`, the reading of new values would be stalled until the condition `a == 1` was met.

Second, the actual outputs of the function (*s* and *overflow*) are only written to at the last pipeline stage. Writes to these variables at earlier pipeline stages are actually writes to intermediate register files. Of course, if we write something to an output port at an earlier pipeline stage, they propagate through the pipeline registers and eventually reach the last pipeline stage, but there is a latency.

```
(int(1) sum, int(1) carry)
fulladder(int(1) a, int(1) b, int(1)
carryin){

    sum = a ^ b ^ carryin;
    carry =(a&&b)^!(carryin && !(a^b));
}

(int(4) s, int(1) overflow) main(int(4)
a, int(4) b, int(1) carryin) {

int(1) sum[4];
int(1) carry[4];

(sum[0], carry[0]) =
fulladder(a(0),b(0),carryin);
POS(1);
(sum[1], carry[1]) =
fulladder(a(1),b(1),carry[0]);
POS(1);
(sum[2], carry[2]) =
fulladder(a(2),b(2),carry[1]);
POS(1);
(sum[3], carry[3]) =
fulladder(a(3),b(3),carry[2]);
POS(1);

s(3) = sum[3];
s(2) = sum[2];
s(1) = sum[1];
s(0) = sum[0];
overflow = carry[3];
}
```

Figure 6. Pipelined 4 bit Ripple Carry Adder

## 2.6 Parallelism in EHDL

Any language that aims to describe digital systems must deal with parallelism. Consider the EHDL program in Figure 4.

In a traditional programming language, the statements S1 to S6 would be executed in sequence. EHDL executes them in parallel.

Formally, let *outermost-statements* be the statements included in a function body that are not nested (even though they may contain nested statements). For instance, assuming the *selection-statement if (expr) stmt* is an *outermost-statement*, its body, *stmt*, represents a *nested-statement*. POS and while statements can only be outer statements.

All EHDL *outermost-statements* except for POS and While are executed in parallel. *Expressions*, *selection-statements* and *call-statements* are asynchronous and the assignments they contain take effect as soon as a variable changes. In contrast, POS and while statements are synchronous and the assignments they contain take effect once per clock cycle.

This implicit parallelism forces us to introduce additional constraints on how variables are assigned. Two parallel statements cannot assign the same variable. e.g. the following non-program will not compile:

```
int(8) c main ( int(8) a, int(8) b ) {  
    c = a;  
    c = b;  
}
```

```
int(8) a func1 (int(8) b ) {  
    int(8) c ;  
    /* S4*/ c = b; /*S4*/  
    /* S5*/ POS(1) ; /*S5*/  
    /*S6*/a = b + c; /*S6*/  
}  
  
(int(8) out1, int(8) out2) main ( int(8) in1,  
int(8) in2 ) {  
    /*S1*/ out1 = in1 + 5; /*S1*/  
  
    int(8) m;  
    /*S2*/ (m) = func1(in1); /*S2*/  
  
    /*S3*/ if ( int1 == 1 ) {  
        if ( in2 == 2 ) {  
            out2 = in2 - m;  
        } else {  
            out2 = in2 + m;  
        } /*S3*/  
    } /*S3*/  
}
```

**Figure 4.** Statements S1, S2, S3 ,S4, S5 and S6 are all executed in parallel.

## 2.7 While Loops

While loops are another powerful construct in EHDL. They are used in combination with POS statements to implement a fundamental and widely applicable concept in computer science: tail recursion.

```
int(8) c main(int(8) a, int(8) b){
    while (a != b) {
        if (a > b) {
            a = a - b;
        }else{
            b = b - a;
        }
        POS(1);
    }

    POS (a==b);
    c = a;
}
```

**Figure 7.** Euclid's gcd algorithm.

```
int(8) c main(int(8) n) {
    int(16) fact = 1;
    while (n > 1) {
        fact = fact(7:0) * n;
        n = n - 1;
    }

    POS(n==1);
    c = fact(7:0);
}
```

**Figure 8.** Factorial of n. There is an implicit POS(1) at the end of the while loop body.

```
int(8) f main(int(8) n) {
    int(8) a = 0;
    int(8) b = 1;
    int(8) fib;
    int(8) cntr = 1;
    while ( cntr < n ) {
        cntr = cntr + 1;
        b = a + b;
        a = b;
    }

    POS(cntr == n);
    f = a;
}
```

**Figure 9:** nth Fibonacci number

Figure 7 shows the EHDL implementation of Euclid's algorithm for computing the greatest common divisors between two numbers.

The loop in figure 7 senses the variables a and b when the condition ( $a \neq b$ ) does not hold and loads them onto temporary registers. Variables a and b now refer to the values in the temporary registers rather than the original input wires. The loop then starts to execute: one iteration per clock cycle until the while condition ( $a \neq b$ ) evaluates again to false. At this point the while loop re-reads the a and b inputs and repeats. In the meantime, the statement `POS(a==b)` stalls until the loop condition becomes false. The output is then set to a, the variable that contains the result.

Figure 8 and 9 show two more examples of while loop, the first one computes the factorial of n while the second one outputs the n'th Fibonacci number. Note that a POS is inferred at the end of the while loop body if there isn't one. The program in Figure 10 shows an example where the output variable is changed from within the loop.

## 2.8 Arrays

We have already seen examples of arrays in the ripple carry adder. Figure 10 shows an implementation of Sieve of Eratosthenes that indexes into arrays using changing loop variables.

Arrays in EHDL have certain restrictions. There are no “array objects” that can be passed in as function parameters, if a is an array, `(b) = func(a)` is not permitted. We can however pass in individual array elements in function calls (i.e `(b) = func(a[4])` is allowed). Similarly, output variables of array types are not permitted.

```
/*Emits all prime numbers less than m.
m must be less than 200 as there is
a bounded buffer of size 200 that is
being used */
(int(32) primes=2) main (int(32) m) {

    int(1) a[200];
    int(1) sig;
    int(32) n = 2;
    int(32) k = 2;

    while (n <= m) {
        if ((a[n] == 0) && (k <= m)) {
            if (k == n) {
                primes = n;
            } else {
                // mark as non-prime
                a[k] = 1;
            }
            k = k + n;
        }else {
            n = n + 1;
            k = n + 1;
        }
    }
}
```

**Figure 10.** Sieve of Eratosthenes: example of array indexing in loops.

## 2.9 State Machines

State machines are easy to write in EHDL. Throw in a while (1) loop and a few switch-case statements, then grab some popcorn and enjoy the show. Figure 10 shows the implementation of a traffic light.

```
const int(2) HG = 0; // Highway Green
const int(2) HY = 1; // Highway Yellow
const int(2) FG = 2; // Farm Green
const int(2) FY = 3; // Farm Yellow
const int(8) YDuration = 10; // Duration of yellow light
const int(8) FDURATION = 100; // timeout for farm green light

(int(1) hwGreen, int(1) hwYellow, int(1) farmGreen, int(1) farmYellow)
main ( int(1) car ) {

    int(2) state;
    int(8) yCntr;
    int(8) fCntr;

    state = HG;
    while (1) {
        switch ( state ) {

            case HG:
                hwGreen = 1; hwYellow = 0; farmGreen = 0; farmYellow = 0;
                if ( car == 1 ) {
                    state = HY;
                    yCntr = 1;

                }
            case HY:
                hwGreen = 0; hwYellow = 1;
                farmGreen = 0; farmYellow = 0;

                yCntr = yCntr + 1;
                if ( yCntr == YDuration ) {
                    state = FG;
                    fCntr = 1;
                }

            case FG:
                hwGreen = 0; hwYellow = 0;
                farmGreen = 1; farmYellow = 0;

                fCntr = fCntr + 1;
                if ((car == 0) || ( fCntr == FDURATION )) {
                    state = FY;
                    yCntr = 1;
                }

            case FY:
                hwGreen = 0; hwYellow = 0;
                farmGreen = 0; farmYellow = 1;

                yCntr = yCntr + 1;
                if ( yCntr == YDuration ) {
                    state = HG;
                }

        }
    }
}
```

Figure 10. State Machine for Traffic Lights

## **2.10 Compilation**

A program can be compiled like so:

```
./ehdl myprogram.ehdl
```

If the program compiles, this will spit out a main.vhd file. If we want, we can specify the name of the output file like so:

```
./ehdl -o myvhd.vhd myprogram.ehdl
```

It is often desirable to define modules once, save the definition and use them in different programs. Say we have an adder module saved in adder.ehdl, and we want to use the module from adder\_user.ehdl. We can accomplish this by linking the two files like so:

```
./ehdl -o myvhd.vhd adder.vhd adder_user.vhd
```

The functional units still has to come in order. “`./ehdl -o myvhd.vhd adder_user.ehdl adder.ehdl`” will give a compilation error as the definition of the adder function does not precede the definition of main in adder\_user.

## ***Chapter 3***

# **Reference Manual**

### ***3.1 Introduction***

This manual describes the EHDL language. EHDL is a programming language that allows the programmer to use an imperative style to formally describe and design digital systems. The output of the translator is a fully synthesizable RTL design coded into VHDL.

### ***3.2 Syntax Notation***

In the syntax notation used in this manual, we make frequent use of regular expression notation to specify grammar patterns.  $r^*$  means the pattern  $r$  may appear zero or more times,  $r^+$  means the  $r$  may appear one or more times,  $r?$  means  $r$  may appear zero or once.  $r_1 \mid r_2$  denotes an option between two patterns,  $r_1\ r_2$  denotes  $r_1$  followed by  $r_2$ .

### ***3.3 Program***

An EHDL program is a list of global constants and a list of functions. A function is a list of output buses, input buses and a body that describes the functionality of a portion of the hardware design that that function represents.

### ***3.4 Lexical Conventions***

#### ***3.4.1 Tokens***

There are 7 types of tokens: white space, comments, identifiers, keywords, literals, operators, and other separators. If the input string stream has been separated into tokens up to a given character, the next token is the longest string of characters that could constitute a token.

#### ***3.4.2 Whitespace***

Blanks, tabs, and newlines, collectively referred to as “white space” are ignored except to separate tokens.

### 3.4.3 Comments

There are two types of comments: single line and multiline. The characters // introduce a single line comment. The characters /\* introduce a multiline comment, which terminate with the characters \*/.

// has no special meaning inside a /\* ... \*/ block, and /\* and \*/ lose their meaning if they come after // in a line.

### 3.4.4 Identifiers

An identifier consists of a letter followed by other letters and digits. The letters are the ascii characters a-z and A-Z. Digits are ascii characters 0-9. Upper and lower case characters are different (EhDI and ehdl are separate identifiers). There is no limit on the length of an identifier.

$$\text{letter} \rightarrow [\text{'a'-'z'} \text{'A'-'Z'}]$$

$$\text{digit} \rightarrow [\text{'0'-'9'}]$$

$$\text{identifier} \rightarrow \text{letter}(\text{letter} \mid \text{digit})^+$$

### 3.4.5 Reserved Identifiers

The following identifiers are reserved as EHDL keywords and may not be used otherwise:

If	Switch	Int	POS
Else	Case	While	ASYNC
Default	Const	Uint	

The following identifiers are not EHDL keywords but their usage is forbidden:

"abs" | "access" | "after" | "alias" | "all" | "and" | "architecture" | "array" | "assert" | "attribute" | "begin" | "block" | "body" | "buffer" | "bus" | "component" | "configuration" | "constant" | "disconnect" | "do" | "ownto" | "elsif" | "end" | "entity" | "exit" | "file" | "for" | "function" | "generate" | "generic" | "group" | "guarded" | "impure" | "in" | "inertial" | "inout" | "is" | "label" | "library" | "linkage" | "literal" | "loop" | "map" | "mod" | "nand" | "new" | "next" | "nor" | "not" | "null" | "of" | "on" | "open" | "or" | "others" | "out" | "package" | "port" | "postponed" | "procedure" | "process" | "pure" | "range" | "record" | "register" | "reject" | "return" | "rol" | "ror" | "select" | "severity" | "signal" | "shared" | "sla" | "sli" | "sra" | "sr1" | "subtype" | "then" | "to" | "transport" | "type" | "unaffected" | "units" | "until" | "use" | "variable" | "wait" | "when" | "with" | "xnor" | "xor"

### 3.4.6 Literals

A literal is a sequence of digits optionally preceded by the character '-' to indicate negativity. Some examples of literals are: 123, -123 , 0 etc.

$$\text{literal} \rightarrow -? \text{digit}^+$$

### 3.4.7 Operators

EHDL has the following operators:

+	-	*	!	=
<	>	<=	>=	!=
==		&&	^	<<
>>	^	[	]	

The precedence and associativity of the operators are described in section 5.3.

### 3.4.8 Separators

EHDL has the following separators and delimiters:

,      :      ;      (      )      {      }

## 3.5 Meaning of Identifiers

Identifiers refer to a variety of things: functions, constants, and variables. A variable is defined solely by its type.

### 3.5.1 Types

There is one fundamental type: int( $k$ ) type. There is also a derived type: the array type.

#### 3.5.1.1 int( $k$ ) Type

*typeSpecifier* → int( $k$ )

int( $k$ ) is used to indicate a  $k$  bit input or output bus, where  $k$  is a sequence of digits and is greater than 0. The value an int( $k$ ) bus takes is interpreted to be a signed integer, with the exception of array references, where the index is always interpreted to be an unsigned integer. Examples of int( $k$ ) types are: int(5), int(32) etc.

#### 3.5.1.2 Array Type

Arrays are vectors containing a particular type. e.g. int(32) imem[512] is a 512 length vector of int(32) types.

### 3.5.2 Functions

An EHDL function represents a portion of hardware design that has well defined inputs and outputs and that performs a well-defined function. [3]

## 3.6 Expressions

Expressions are constants, variables and operator expressions.

$$\begin{aligned} \textit{expr} &\rightarrow \textit{numbers} \\ &\quad | \textit{variables} \\ &\quad | \textit{ops} \end{aligned}$$

### 3.6.1 Numbers

*Numbers* are a sequence of digits.

### 3.6.2 Variables

A variable has the following form:

$$\begin{aligned} \textit{variable} &\rightarrow \textit{identifier} \\ &\quad | \textit{array-reference} \\ &\quad | \textit{subbus} \end{aligned}$$

#### 3.6.2.1 Array References

$$\textit{array-reference} \rightarrow \textit{identifier}[\textit{expr}]$$

The first identifier must be an array type. The *expr* must be a literal or evaluate to an int(k) type, while expressions of constants or literals only are not allowed. If the expression is evaluated to be an out of bounds index at runtime, the behavior of the array reference is defined by the language EHDL is translated into (for VHDL, the array reference will return 0).

#### 3.6.2.2 Subbus

$$\begin{aligned} \textit{subbus} &\rightarrow \textit{identifier}(number:number) \\ \textit{subbus} &\rightarrow \textit{identifier}(number) \end{aligned}$$

Subbuses can be used to refer to a subset of bits that form a named bus. E.g. if m is an int(32) input bus, m(5:0) denotes the first 6 bits of m. The default ordering for *subbus* arguments is (*high:low*), but any order is acceptable. *Subbus* is always translated according to the default ordering; i.e. m(5:0) is equivalent to m(0:5).

When referring to a single bit the shorthand form can be used. E.g. m(5) denotes the 6<sup>th</sup> bit of m.

### 3.6.3 Operator Expressions

Table 1 lists the operators in order of precedence (highest to lowest). Their associativity indicates in what order operators of equal precedence are applied.

Operator	Description	Associativity
[ ]	Array indexing	/
-	unary minus	right to left
!	logical/bitwise negation	right to left
<< >>	bitwise shift left/ bitwise shift right	left to right
&&    ^	logical/bitwise and/or/xor	left to right
*	Mult	left to right
+ -	plus/minus	left to right
< <= > >=	less than/less than equal to/greater than/greater than equal to	left to right
== !=	is equal to/is not equal to	left to right
=	Assignment	right to left

**Table 1.** Operator precedence and associativity

Multiple assignment expressions cannot be used in the same line. e.g. `a = b = c+1` is not permitted.

Expressions containing operators applied to number and/or constants only are not permitted.

An assignment is to be interpreted as the connection of a signal to a driver. Therefore, multiple assignments to the same variable are not permitted, with the exception of assignments inside *while-statements* (see Section 3.8.2). Assignments to the same variable appearing in different branches of *selection-statements* (see Section 3.8.1) are not considered as multiple assignments.

## 3.7 Declarations

An EHDL declaration is a *const-declaration*, *int-declaration*, *array-declaration* or a *function-declaration*.

*declaration* → *const-declaration*

/ ASYNC? *int-declaration*

/ *array-declaration*

/ *function-declaration*

### 3.7.1 const Declaration

A const declaration has the following form :

*const-declaration* → *const type-specifier identifier = number;*

example: `const int(6) rtype = 0;`

### 3.7.2 ASYNC Keyword

If a variable must be asynchronously connected to different logic blocks, separated by registers, it must be declared as an asynchronous variable through use of the keyword ASYNC. Asynchronous variables are never assigned by *pos-statements* (see Section 8.4) and they can be written only once (otherwise: conflict because we will end up with multiple drivers for the same signal). For the same reason asynchronous variables cannot be assigned within the body of a *while-statement* (see Section 3.8.4).

### 3.7.3 int Declaration

An *int-declaration* has the following form:

$$\begin{aligned} \text{int-declaration} \rightarrow & \text{ type-specifier identifier;} \\ | & \text{ type-specifier identifier} = \text{number}; \end{aligned}$$

The second option enables the programmer to specify the initial value of the variable just declared. If the value is not initialized, it defaults to 0. For the non-asynchronous variables, the initial value is interpreted also as reset value for *pos-statements* (see Section 3.8.4).

Notice that variable initialization is not supported by logic synthesis tools, which ignore it. However the reset value is taken into account and it must be constant.

### 3.7.4 Array Declaration

An array declaration has the following form:

$$\begin{aligned} \text{array-declaration} \rightarrow & \text{ type-specifier identifier[digit+];} \\ | & \text{ type-specifier identifier[digit+]} = \text{number}; \end{aligned}$$

The second option enables the programmer to specify the initial value of all the elements in the array just declared. If the value is not initialized, it defaults to 0.

### 3.7.5 Function Declaration

$$\text{function-declaration} \rightarrow (\text{outputlist}) \text{ identifier} ( \text{inputlist} ) \{ \text{stmtlist} \}$$

Both *inputlist* and *outputlist* are comma separated lists of *int-declarations* or *array-declarations*. *stmtlist* is a list of semicolon separated statements.

## 3.8 Statements

A statement has the following form:

```
stmt → { stmtlist }
| expr;
| selection statement
| while statement
| call statement
| POS ( expr );
```

### 3.8.1 Selection statement

```
selection-statement → if (expr) stmt;
| if (expr) stmt else stmt;
| switch (expr) case-statement;
```

```
case-statement → case-statement-list
| case (const-expr) : stmtlist;
| default : stmtlist
```

*case-statement-list* is a semicolon separated list of case-statements. *Const-expr* is either a *number* or an identifier referring to a global constant declaration.

### 3.8.2 POS statement

*POS* is the keyword that allows EHDL to instantiate registers. The statement has the following syntax:

```
pos-statement → POS( expr ) ;
```

The expression in parenthesis is the enable of the register. EHDL will generate a register for each variable which has been assigned in the scope of the *pos-statement*, including the variables involved in a previous *pos-statement* or, if it is the first POS of a function, the function arguments. When reset signal is active (low), all synchronous variables are assigned to their reset value. When reset is not active, a clock signal, shared among all the components of the system, triggers the assignment of all variables assigned in the scope of the *pos-statement*. This introduces a latency of one clock cycle between statements placed before POS and statements placed after POS.

After a *pos-statement* the old identifiers of the variables refer to the output of the register, and the reference to the input is no longer available.

### **3.8.2.1 POS and Selection Statements**

A POS statement is not allowed to exist in the body of a selection statement. POS has the effect of synthesizing registers and if it was allowed to exist for example in the *if block*, but not in the *else block*, this would have no physical meaning. We can not dynamically create a register based on a value that we figure out at “runtime”.

### **3.8.2.2 POS and While Statements**

The body of a while loop must contain at least one *pos-statement* at the end of the body. If it does not, a *pos-statement* is inferred as the last statement of the while body.

## **3.8.3 While Statement**

*while-statement* → *while ( expr ) stmt*

While statements are used to describe logic blocks that implement iterative algorithms (e.g. multiply and accumulate unit).

While statements are translated into VHDL sequential processes where a clock signal, shared among all the components of the system, triggers the next step of the loop. The same variable is updated at every cycle, because a register, represented by an implicit or explicit *pos-statement* (see section 3.8.2.2), breaks the combinational loop. When the expression within the parenthesis evaluates to zero, the VHDL process senses the inputs (i.e. the variables which are read inside the loop) and the loop starts over at the next rising edge of the clock. A meaningful EHDL program therefore requires that all variables read inside a *while-statement* are either function inputs or internal signals correctly assigned to an expression.

A while statement may not contain another while statement in its body. This is a limitation of the current translator.

## **3.8.4 Call Statement**

*call statement* → *(output-list) = identifier( arglist? )*

*output-list* and *arglist* are comma separated lists of variables or constants. The variables must only be of type *int(k)* or a subbus. Array references are also permitted, because their type is *int(k)*, while array types are forbidden. If *b* is an array type, *gcd(b[2])* is valid, *gcd(b)* is not.

### 3.9 Scope

The lexical scope of a constant (which can only be defined outside functions) is the bodies of all the functions defined in the same file. A function can be defined before the constant is defined, as long as the constant is defined somewhere in the file, it will be visible to the function.

The lexical scope of a parameter of a function begins at the beginning of the block defining the function, and persists through the end of the function body. The lexical scope of a local variable identifier begins at the end of its declaration and persists through the end of the function body.

The lexical scope of a function begins at the end of its definition and ends either at the end of the file (i.e. it is visible to all functions in the file that follow its definition) or until the beginning of a function definition that has the same signature.

### 3.10 EHDL and Parallelism

EHDL aims to describe the behavior of a digital system; hence it must deal with parallelism.

Let *outermost-statements* be the list of statements included in a function body (i.e. they are not nested, even though they can contain *nested-statements*). For instance, assuming the *selection-statement if (expr) stmt* is an *outermost-statement*, its body, *stmt*, represents a *nested-statement*.

*Outermost-statements* of type *expression* and *selection-statement* are translated into VHDL combinational processes; *call-statements* are translated into component instantiations; *pos-statements* and *while-statements* are translated into VHDL sequential processes. *While-statements* and *pos-statements* must always be *outermost-statements*, except for *pos-statements* appearing in the body of *while-statements* (see Section 3.8.2).

All EHDL *outermost-statements* “execute” in parallel; *expressions*, *selection-statements* and *call-statements* are asynchronous and the assignments (see Section 6.3 for details on assignments) they contain take effect as soon as a variable changes. *Pos-statements* and *while-statements* are synchronous and the assignments they contain take effect only once per clock cycle (see Sections 3.8.2 and 3.8.4). ).

*Pos-statements* enable the EHDL programmer to delay the effects of other statements, a common technique in hardware design for reducing clock period.

*While-statements* combined with at least one *pos-statement* break combinational loops, introducing a memory element which stores the updated value of each variable once per clock cycle. The latency introduced by a *while-statement* depends on the number of *pos-statements* included in the body. However the programmer must distinguish between the latency added to assignments, which is determined by POS, and the actual number of clock cycles required to have the correct result of the loop. This number depends on the body of the loop and in general on the previously assigned variables.

## ***Chapter 4***

## **Project Plan**

### ***4.1 Team Responsibilities***

As designing this language required knowledge of VHDL, the project roles were divided on the basis of the VHDL knowledge of the team members. All team members were responsible for designing, coding, testing and integrating their respective components and everyone held their end of the bargain.

Team Members	Project area handled
Paolo, Mashooq, Neil and Kaushik	Deciding the features to be included Overall Architectural Design Code repository initialization Grammar and Scanner Final Report
Paolo and Mashooq	LRM and Parser
Neil and Kaushik	Abstract Syntax Tree (AST)
Neil and Kaushik	Semantic Type Check (SAST)
Paolo and Mashooq	Translator and Test suite

## **4.2 Project Timeline**

The following deadlines were set for key project development goals:

September 28, 2011	Project Proposal , Core language features defined
October 15, 2011	Development repository initialization, code convention defined, project roles and work areas defined
October 25, 2011	Language reference manual, grammar, scanner complete
November 15, 2011	Parser complete
December 10, 2011	Semantic Check complete, Translator complete
December 18, 2011	Test Suite complete, Dev Freeze

## **4.3 Software Development Environment**


The project was developed primarily on Linux using Ocaml, using the following major components:

OCaml 3.12.0	:	Primary Development Language
OCamllex	:	OCaml variant of lex utility for lexical analysis
OCamlyacc	:	OCaml variant of yacc utility for parsing
SVN	:	Version control for source code
Mentor Graphics Modelsim SE 6.5b	:	VHDL simulation (golden output)
Synopsys DC 2008/B09	:	VHDL pre-synthesis elaboration (golden output)
Makefile and Regression test scripts	:	Make and bash scripts

## **Chapter 5**

# **Architectural Design**

### **5.1 Overview**



*figure 11: High Level Architecture Diagram of the EHDL compiler*

The basic components of our translator were : scanner, parser, semantic type checking and translation in that order.

#### **5.1.1 The Scanner**


The scanner is used to tokenize the input file into lexemes. At this stage, we strip the comments and the whitespace off the code. Furthermore, any illegal characters or VHDL reserved keywords are caught and failure is reported. The scanner is built using the ocamllex utility.

#### **5.1.2 The Parser**


The parser generates the abstract syntax tree (AST) from the stream of tokens that it receives from the scanner. See Appendix A for a listing of the grammar that the parser accepts. The parser is built using the ocamllyacc utility.

### 5.1.3 The Abstract Syntax Tree

The AST is a recursive structure whose building blocks are shown in the figure below. The AST defines the interface between the scanner / parser and the semantic type checking module.



*figure 12. Structure of the EHDL AST*



*figure 13. Structure of an EHDL statement*

#### 5.1.4 The Semantically Checked Abstract Syntax Tree

The Semantically checked Abstract Syntax Tree or SAST is built during the semantic type checking phase. It defines the interface between the type check module and the translator.




figure 14. Structure of the EHDL SAST

The basic paradigm used during SAST construction is as follows:

- Recursive walk over the AST.
- Analysis of a node returns its type or signals an error.
- The environment maintains information about what symbols are currently in scope

The kinds of checks performed during semantic type checking are:

- Used identifiers must be defined
- Function calls must refer to functions which have been defined earlier.
- Identifier references must be to variables which have been previously declared
- The types of operands for unary and binary operators must be consistent in terms of bus width
- The predicate of an if and while must be a Boolean.
- It must be possible to assign the type on the right side of an assignment to the lvalue on the left in terms of bus width. Moreover, the expression on the left must be a valid lvalue which in the case of ehdl is only an identifier, since the language lacks references.
- Multiple assignments to variables are prohibited except inside conditionals (if / else, switch / case)

and the while loop. This is because multiple assignment in a sequential flow corresponds to shorting different components.

- The types and number of arguments passed to a function call must match the function definition

### 5.1.5 The Translator

Figure 15 shows the structure of the translator. The translator builds maps to keep track of the structure of the program.


The first task performed by the translator is linking together the files passed as arguments to the command line. This is required to check whether a function call is bound to a function declaration. Then it calls the SAST function that returns a semantically checked Abstract Syntax Tree, from which the translator derives the VHDL code.

The translation of components is divided into three main blocks: printing standard VHDL libraries, printing the so-called VHDL entity that represents the interface of a component and printing the body or architecture of the component.

EHDL function body consists of statements and local variable declarations. Local variables are translated into VHDL signals, while statements are translated into processes. However, to allow the EHDL user to refer to the same variable across registers (see POS statements), the translator must keep track of all assignments through a map and it must distinguish between synchronous (default) variables and asynchronous ones (explicitly declared through ASYNC; see ASYNC). Furthermore the translator keeps track of POS statements and while loops and it combines the information from the assignment map in order to connect properly the VHDL signals.

The strategy is to create a copy of all variables (locals, inputs and outputs) per POS statement in the body of an EHDL function. Every time a POS is detected, a sequential process is printed into the output file. The sensitivity list contains only clock and reset, which are automatically inferred as common signals among all the functions. The process itself constitutes the register that samples all non-asynchronous assigned variables (inputs included). Also a variable keeping track of the current clock cycle is incremented, thus the new references to an assigned variable will be printed using the copy related to that cycle. This is why the input of the register is no longer available after a POS statement. If it was necessary to both sample a signal and read it after the POS, it must be assigned to an asynchronous variable before POS.

The while loop is a more complex structure which requires knowledge of which variables are assigned only before the while loop (list1), which variables are assigned before and inside the loop (list2) and which variables are assigned inside the loop only (list3). Variables in list1 need a simple VHDL assignment of the old variables to their copies referring to the current clock cycle after the while loop. List2 represents a list of potential inputs and outputs of the while loop. When the condition of the loop doesn't hold, the value assigned before the loop is evaluated, whereas when the loop is running, the value refers to the copy for the current clock cycle. This translates into an if statement nested inside the sequential process. Finally, variables in list3 are added to the assignment map, because they're set inside the while statement.



**Figure 15.** EHDL Translator

Among the other statements, function calls require a special treatment: these are not translated into processes. Each call, instead, makes the translator print a component interface within the preamble of the VHDL architecture and a component instantiation in its body. Multiple function calls to the same object produces a single component interface, but multiple instantiations. The translator guarantees the uniqueness of instance names by generating instance labels.

All other outermost-statements (they can be nested; see the LRM) are printed as combinational processes. The translator analyzes all the expressions and all nested statements to generate the sensitivity list for the process.

The last operation is to concatenate all the portions of the VHDL program together with a few common key words.

## **Chapter 6**

### **Test Plan**

#### **6.1 Error Cases**

Table 1 gives the test cases that were used to verify that our compiler was rejecting semantically incorrect programs. To come up with these test cases, we systematically went over the parser, picked statements one by one and tried to come up with cases that the SAST/translator should reject.

func_test2.ehdl	Initial value is bigger than what bus size can hold.
func_test4.ehdl	Calling undefined function.
func_test5.ehdl	Argument mismatch in function call.
func_test6.ehdl	Expressions are not permitted to be used as function arguments.
func_test7.ehdl	Can't use arrays as function arguments
func_test8.ehdl	Passing in a constant whose bus size is diff. from function sig.
if_Test2.ehdl	POS inside if
switchcase_test2.ehdl	case expression not constant
switchcase_test3.ehdl	POS inside switch
typecheck_1.ehdl	assigning input int(2) to int(3)
typecheck_2.ehdl	assigning local variable int(2) to int(3)
typecheck_4.ehdl	type mismatch with mults
typecheck_6.ehdl	another mult typecheck fail
typecheck_7.ehdl	Array can't just be assigned to an int(k) type
typecheck_9.ehdl	Array index out of bounds
typecheck_10.ehdl	Wrong array assignment
typecheck_13.ehdl	assigning larger bus to smaller array element
typecheck_15.ehdl	Wrong bus reference
typecheck_16.ehdl	Const expression not supported
typecheck_19.ehdl	Assigning narrower subbus to wider bus
typecheck_20.ehdl	Const expr in array reference
typecheck_21.ehdl	another array index out of bounds
typecheck_22.ehdl	Multiple drivers for the same variable
typecheck_23.ehdl	assigning another input to input port
typecheck_24.ehdl	assigning local var to input port

Table 1. Error Cases

That Sast rejects these cases was verified by observing the translator error messages.

For example, here's a rejection of a program that calls a non-existent function:

```
@ubuntu:~/PLT/project/ehdl/src$ more ../regsuite/func_test4.ehdl
//Function sub undefined
int(2) c adder ( int(2) a , int(2) b ) {
    c = a + b;
}

int(2) d main ( int(2) a, int(2) b ) {
    (d) = sub(a,d);
}

@ubuntu:~/PLT/project/ehdl/src$ ./ehdl ../regsuite/func_test4.ehdl
....
Fatal error: exception Failure("undefined function sub")
```

And here's an example of a program that gets rejected because POS is inside an if:

```
@ubuntu:~/PLT/project/ehdl/src$ more ../regsuite/if_test2.ehdl
// Should get Rejected: POS is inside if statement
int(4) res main(int(4) a, int(4) b ) {

    if ( a == 2 ) {
        res = 3;
    POS(1);
    }else {
        res = 4;
    }
}

@ubuntu:~/PLT/project/ehdl/src$ ./ehdl ../regsuite/if_test2.ehdl
...
Fatal error: exception Sast.Error("Pos inside if statement")
```

## 6.2 Working Cases

Table 2 gives the test cases that were expected to compile fine. Some of these cases were just taking the error cases and making sure the anti-error cases work fine. We tried to knock off several good cases in one program, something we could not do for the error cases, hence the number of good cases is smaller than the number of error cases. There is also some redundancy in these cases as far as code coverage goes. Several programs use the same set of language constructs (e.g. gcd and factorial) but we included them nevertheless because they have already been tested and in general, redundancy in testing does not hurt.

The VHDL code that these programs got translated to were verified to be correct by compiling and simulating the code on ModelSim. What follows is the VHDL code generated by the gcd program in figure 7.

```
library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_signed.all;
```

```

entity main  is

port (
    clk : in std_logic;
    rst : in std_logic;
    a : in  std_logic_vector(7 downto 0);
    b : in  std_logic_vector(7 downto 0);
    c : out std_logic_vector(7 downto 0));

end main;

architecture e_main of  main is

signal      c_r0,      c_r2,      c_r1      :      std_logic_vector(7      downto      0)      :=
ieee.std_logic_arith.conv_std_logic_vector(0,8);
signal      b_r0,      b_r2,      b_r1      :      std_logic_vector(7      downto      0)      :=
ieee.std_logic_arith.conv_std_logic_vector(0,8);
signal      a_r0,      a_r2,      a_r1      :      std_logic_vector(7      downto      0)      :=
ieee.std_logic_arith.conv_std_logic_vector(0,8);

begin
a_r0 <= a;
b_r0 <= b;
c <= c_r2;

--Pos--
process(clk,rst)
begin
if rst = '0' then
b_r1 <= ieee.std_logic_arith.conv_std_logic_vector(0,8);
a_r1 <= ieee.std_logic_arith.conv_std_logic_vector(0,8);
elsif clk'event and clk = '1' then
if ((a_r1) /= (b_r1))then
if 1 /= 0  then
    if (((a_r1) > (b_r1))) then
        a_r1 <= ((a_r1) - (b_r1));

        else
        b_r1 <= ((b_r1) - (a_r1));
        end if;
    end if;
else
if 1 /= 0  then
b_r1 <= b_r0;
a_r1 <= a_r0;
end if;
end if;
end if;
end process;

--Pos--
process(clk,rst)
begin

```

```

if rst = '0' then
b_r2 <= ieee.std_logic_arith.conv_std_logic_vector(0,8);
a_r2 <= ieee.std_logic_arith.conv_std_logic_vector(0,8);
elsif clk'event and clk = '1' then
if ((a_r1) = (b_r1)) then
b_r2 <= b_r1;
a_r2 <= a_r1;
end if;
end if;
end process;
process (a_r2)
begin
c_r2 <= a_r2;
end process;
end e_main;

```

Figure 11 shows the simulation run on ModelSim using the VHDL code for gcd.




Figure 11. GCD Simulation


adder.vhd	basic combinational logic unit. Just adds two numbers.
choose.vhd	basic if/else
dumb_inv.vhd	basic if/else
factorial.vhd	while loop with POS
fibonacci.vhd	while loop with POS
four_one_mux.vhd	switch case
func_test9.vhd	main calls a function that calls another function
gcd.vhd	canonical example of while loop
if_test1.vhd	nested if/else, >=, <= , > , <
if_test3.vhd	if (a), just using an input variable as an if condition
invoke_function.vhd	Function calling, POS
ops_test1.vhd	An ALU that tests almost all the binary operators
priority_encoder.vhd	switch case
ripple_carry.vhd	POS pipelining
sieve.vhd	array indexing in loop, setting output inside the while loop
subbus.vhd	subbus assignments
switchcase_test1.vhd	switch expr has multiple variables in it
trafficlight.vhd	State machine
two_bit_alu.vhd	basic combinational logic
uminus.vhd	Unary Minus
adder_std.ehdl	Linking multiple files
adder_std_tester.ehdl	Linking multiple files

8-9 additional typecheck cases	These mainly check that the SAST is not rejecting correct programs. One example of such a test case is making sure $c = a * b$ , where $c$ is 16 bits and $a,b$ are 8 bits does not get rejected.
--------------------------------	---

**Table 2.** Working Cases

### 6.3 Bisect

Bisect is a code coverage tool for O'Caml. Bisect helped us to expand our test cases to get more code coverage. Below is the report generated by Bisect.



Generated by [Bisect 1.1](#) on 2011-12-22 18:12:39

### 6.4 Regression Tests

The VHDL programs that were compiled, simulated and verified in ModelSim were put into a golden folder and the corresponding EHDL files were put into the regression test suit. A script *regression.sh* was used to automatically compile and diff the VHDL output of each test program with the golden version.

Here's an output of the test script:

```
@:~/Dropbox/coms4115/ehdl/regsuite$ ./regression.sh all
PASSED regression test for ./adder.ehdl ...
PASSED regression test for ./choose.ehdl ...
PASSED regression test for ./dumb_inv.ehdl ...
PASSED regression test for ./func_test3.ehdl ...
PASSED regression test for ./func_test9.ehdl ...
PASSED regression test for ./gcd.ehdl ...
PASSED regression test for ./if_test1.ehdl ...
PASSED regression test for ./if_test3.ehdl ...
PASSED regression test for ./invoke_function.ehdl ...
PASSED regression test for ./subbus.ehdl ...
PASSED regression test for ./switchcase_test1.ehdl ...
```

```
PASSED regression test for ./two_bit_alu.ehdl ...
PASSED regression test for ./switchcase_test1.ehdl ...
PASSED regression test for ./ops_test1.ehdl ...
PASSED regression test for ./factorial.ehdl ...
PASSED regression test for ./four_one_mux.ehdl ...
PASSED regression test for ./priority_encoder.ehdl ...
PASSED regression test for ./trafficlight.ehdl ...
PASSED regression test for ./fibonacci.ehdl ...
PASSED regression test for ./uminus.ehdl ...
PASSED regression test for ./ripple_carry.ehdl ...
PASSED regression test for ./sieve.ehdl ...
PASSED regression test for ./while1.ehdl ...
PASSED regression test for ./while2.ehdl ...
PASSED regression test for ./while3.ehdl ...
PASSED regression test for ./while4.ehdl ...
```

```
#!/bin/bash
alltests="adder choose dumb_inv func_test3 func_test9 gcd \
if_test1 if_test3 invoke_function subbus switchcase_test1 two_bit_alu \
switchcase_test1 ops_test1 factorial four_one_mux priority_encoder \
trafficlight fibonacci uminus ripple_carry sieve while1 while2 while3 \
while4"
usage="\nregression.sh all \nOR \nregression.sh if_test1 if_test2 ..."
if [ $# -eq 0 ]
then
    echo -e $usage
    Exit
fi
comppath="../src/ehdl "
testpath="./"
mainpath="../src"
if [ "$1" = "all" ]
then
    tests=$alltests
Else
    tests=$@
fi
for var in $tests
do

    $comppath $testpath$var.ehdl > temp.txt
    diff main.vhd ../../golden/$var.vhd > temp.txt
    difflines=`wc -l temp.txt | cut -f1 -d" "`
    if [ $difflines -eq 0 ]
    Then
        echo "PASSED regression test for $testpath$var.ehdl ..."
    else
        echo "FAILED regression test for $testpath$var.ehdl ..."
        cat temp.txt
    fi
done
```

## ***Chapter 7***

### **Lessons Learned**

#### ***7.1 Team-oriented Development:***

Complementary strengths made this project possible. Paolo and Mashooq had a good background in hardware which was essential for the back end. Neil and Kaushik had a software background and could program the front end.

#### ***7.2 Interface-oriented Design:***

The AST was frozen quite early in the game, and helped us get up to speed really quickly. We did stub out parts of the SAST, which based off the AST. However, there were some instances where other team members had to wait on the SAST which could have been avoided with stubs.

#### ***7.3 Version Control:***

SVN was a good productivity tool but we could have used more branches to cut the wait times. There were instances when bugs due to ongoing development on one module stalled or adversely affected development in an unrelated module. These could have been avoided through generous use of stubs and branches.

#### ***7.4 Test Suite***

Helped uncover a ton of bugs. Moreover, for Neil and Kaushik who had no prior experience with hardware development, this helped to improve understanding of the semantics.

#### ***7.5 Bisect : Code Coverage***

Again, helped catch bugs by forcing us to devise new test cases.

## References

- [1] Ritchie, Dennis. C Reference Manual. Retrieved on October 28, 2011 from <http://cm.bell-labs.com/cm/cs/who/dmr/cman.pdf>
- [2] Edwards, Stephen. Micro C Compiler  
<http://www.cs.columbia.edu/~sedwards/classes/2011/w4115-fall/microc.pdf>
- [3] VHDL reference manual. Retrieved on October 28, 2011 from  
[http://www.usna.edu/EE/ee462/manuals/vhdl\\_ref.pdf](http://www.usna.edu/EE/ee462/manuals/vhdl_ref.pdf)
- [4] Ripple Carry Adder Figure: [http://en.wikipedia.org/wiki/Adder\\_\(electronics\)](http://en.wikipedia.org/wiki/Adder_(electronics))

## ***Appendix A***

### **Complete Listings**

Start at next page.

```

Ast.mli
1  type operator = Add | Sub | Mul | Lt | Gt | Lte | Gte | Eq | Neq | Or | And | Xor | Shl | Shr | Not
| Umin
2
3  type bus = {name : string; size : int; init : int; async : bool; isAssigned : bool array}
4
5  type gdecl =
6    Const of bus * int (* bus * constant value *)
7
8  type locals =
9    Bdecl of bus
| Adecl of bus * int (* bus * array length *)
10
11
12 type expr =
13   Num of int
| Id of string          (* Bus name *)
14 | Barray of string * expr (* Array reference *)
15 | Subbus of string * int * int (* Subbus reference *)
16 | Unop of operator * expr (* Unary operations *)
17 | Binop of expr * operator * expr (* Binary operations *)
18 | Basn of string * expr (* bus name * value *)
19 | Aasn of string * expr * expr (* Array name * array index * value *)
20 | Subasn of string * int * int * expr (* Bus name * bit range * value *)
21 | Noexpr
22
23
24
25 type stmt =
26   Block of stmt list
27 | Expr of expr
28 | Pos of expr          (*Insert a rule that avoids having Pos inside if else!*)
29 | If of expr * stmt * stmt
30 | While of expr * stmt
31 | Switch of expr * (expr * stmt) list (* switch (expr) {...} *)
32 | Call of string * (expr list) * (expr list)
33
34 type fbody = locals list * stmt list
35
36 type fdecl = {
37   portout : bus list;
38   fname   : string;
39   portin  : bus list;
40   body    : fbody;
41 }
42
43 type program = gdecl list * fdecl list

```

## Parser.mly

```

1  %{open Ast%}
2
3  %token PLUS MINUS TIMES LT GT LTE GTE EQ NEQ
4  %token OR AND XOR SHL SHR NOT
5  %token IF ELSE WHILE FOR
6  %token ASN SEMI LPAREN RPAREN LBRACKET RBRACKET LBRACE RBRACE COMMA CONST
7  %token SWITCH CASE DEFAULT COLON POS ASYNC EOF
8  %token <int> NUM INT
9  %token <string> ID
10
11 /*Need to check precedence in C*/
12 %nonassoc NOELSE
13 %nonassoc ELSE
14 %right ASN
15 %left EQ NEQ
16 %left LT GT LTE GTE
17 %left PLUS MINUS
18 %left TIMES DIVIDE MODULO
19 %left OR XOR
20 %left AND
21 %left SHL SHR
22 %right NOT
23 %nonassoc UMINUS /* Highest precedence for unary minus! */
24
25 %start program
26 %type <Ast.program> program
27
28 %%
29
30 /* a "program" is a list of "globals" and a list of "function declarators" */
31 program :
32           { [],[] }
33 | program gdecl      { ($2 :: fst $1), snd $1}
34 | program fdecl      { fst $1, ($2 :: snd $1) }
35
36 /* Constant arrays are not useful */
37 gdecl :
38   CONST bdecl SEMI          { Const ($2, $2.init) }
39
40 bdecl :
41   async_opt spec ID init_opt { { name = $3;
42                                size = $2;
43                                init = $4;
44                                async = $1;
45                                isArray = Array.make $2 false} }
46
47 async_opt :
48   { false }
49 | ASYNC      { true }
50
51 spec :
52   INT          { $1 }
53
54 init_opt :
55   { 0 }
56 | ASN NUM     { $2 }
57
58 /* a "function declarator" is a "list of output bus", a "list of input bus" and a "body" */
59 fdecl :
60   out_port_list ID LPAREN port_list RPAREN LBRACE fbody RBRACE
61           { { portout = $1;
62             fname   = $2;
63             portin  = $4;
64             body    = $7 } }
65 /* Be careful while translating, to check that the user does not override
66   the ports with other local variables!!!! Raise an error! */
67
68 /* no need for parens if just one output bus */
69 out_port_list:
70           { raise (Failure("Empty output port list")) }
71 | bdecl       { [$1] }

```



```

139 | other_expr XOR other_expr { Binop($1, Xor, $3) }
140 | other_expr SHL other_expr { Binop($1, Shl, $3) }
141 | other_expr SHR other_expr { Binop($1, Shr, $3) }
142 | LPAREN other_expr RPAREN { $2 }

143
144 /*No multiple assignments within the same line! a = b = c + 1 is not permitted*/
145 asn_expr :
146 | ID ASN other_expr { Basn($1, $3) }
147 | ID LBRACKET other_expr RBRACKET ASN other_expr { Aasn($1, $3, $6) }
148 | ID LPAREN NUM COLON NUM RPAREN ASN other_expr { Subasn($1, $3, $5, $8) }
149 | ID LPAREN NUM RPAREN ASN other_expr { Subasn($1, $3, $3, $6) }

150
151 case_list :
152 { [] : (expr * stmt) list}
153 | case_list case_stmt { $2 :: $1 }

154
155 case_stmt :
156 CASE other_expr COLON stmt_list {($2,Block($4)) }
157 | DEFAULT COLON stmt_list { (Noexpr,Block($3)) }

158
159
160 /* ehdl.ml checks whether expressions are used*/
161 actuals_list :
162   actuals_rlist { List.rev $1 }

163
164 actuals_rlist :
165   other_expr { [$1] }
166 | actuals_list COMMA other_expr { $3 :: $1 }

```

```

Scanner.mll
1 { open Parser }
2
3 rule token = parse
4   [ ' ' '\t' '\r' '\n' ]           { token lexbuf }
5
6 (* Comment *)
7   /*                         { comment lexbuf }
8   //                         { sl_comment lexbuf }
9 (* Binary Operators *)
10  '+'                        { PLUS }
11  '-'                        { MINUS }
12  '*'                        { TIMES }
13  '<'                        { LT }
14  '>'                        { GT }
15  "<="                       { LTE }
16  ">="                       { GTE }
17  "=="                       { EQ }
18  "!="                       { NEQ }
19  "||"                        { OR }
20  "&&"                      { AND }
21  "^"                         { XOR }
22  "<<"                      { SHL }
23  ">>"                      { SHR }
24 (* Unary Operators *)
25  "!"                         { NOT }
26 (* Need to handle unary minus as well *)
27
28 (* types keywords *)
29  "const"                     { CONST }
30
31 | "int(\"[\'0\'-'9\']+\'")' as lit      { INT(int_of_string (String.sub lit 4 (String.length lit - 5))) }
32
33
34  '-'                         { ASN }
35  ','                         { COMMA }
36  ';'                         { SEMI }
37  ':'                         { COLON }
38
39  '('                        { LPAREN }
40  ')'                        { RPAREN }
41  '['                        { LBRACKET }
42  ']'                        { RBRACKET }
43  '{'                        { LBRACE }
44  '}'                        { RBRACE }
45 (* keywords *)
46  "if"                        { IF }
47  "else"                      { ELSE }
48  "while"                     { WHILE }
49  "switch"                    { SWITCH }
50  "case"                      { CASE }
51  "default"                   { DEFAULT }
52  "POS"                       { POS }
53  "ASYNC"                     { ASYNC }
54
55  "_" | "abs" | "access" | "after" | "alias" | "all" | "and" | "architecture" | "array" | "assert" | "attribute" | "begin" | "block"
56  as reserved { raise (Failure("Reserved Keyword " ^ reserved)) }
57  | ['a'-'z' 'A'-'Z'] ['a'-'z' 'A'-'Z' '0'-'9']* as lit { ID(lit) }
58  | ['0'-'9']+ as lit          { NUM(int_of_string lit) }
59
60  | eof                        { EOF }
61  | _ as char                  { raise (Failure("illegal character " ^ Char.escaped char)) }
62  and comment = parse
63  | /*                         { token lexbuf }
64  | _                         { comment lexbuf }
65  and sl_comment = parse
66  | '\n'                       { token lexbuf }
67  | _                         { sl_comment lexbuf }

```

```

Sast.ml
1  open Ast
2
3  module StringMap = Map.Make(String);;
4
5  (*Auxiliary functions*)
6  (*USE THIS FUNCTION FOR TYPE CHECKING WHEN NEEDED!*)
7  let bit_required x =
8  let s = if x < 0 then 1 else 0
9  in let x = abs x
10 in let log2 y = int_of_float ( ((log (float_of_int y)) /. (log 2.)) )
11 in let res = ((log2 x) + 1 + s)
12 in print_endline (string_of_int res); res
13
14 exception Error of string
15
16 type local_t =
17   | In_port
18   | Out_port
19   | Int_signal
20
21 type types =
22   | Bus
23   | Array
24   | Const
25   | Function
26   | Void
27
28 (* Covers both buses and array, out of bounds exceptions should done at run time *)
29 type symbol_table = {
30   parent : symbol_table option;
31   variables : (Ast.bus * int * types * local_t * bool) list;
32   isIf : bool array;
33   isWhile : bool array
34 }
35
36 type translation_environment = {
37   scope : symbol_table; (* symbol table for vars *)
38 }
39
40 type function_decl = {
41   pout : Ast.bus list;
42   fid : string;
43   pin : Ast.bus list;
44   floc : translation_environment;
45   fcalls : function_decl list; (* list of other functions that are called by this function *)
46   fbod : s_stmt list;
47 }
48
49 and expr_detail =
50   | Num of int
51   | Id of string
52   | Barray of Ast.bus * int * expr_detail
53   | Subbus of Ast.bus * int * int
54   | Unop of Ast.operator * expr_detail
55   | Binop of expr_detail * Ast.operator * expr_detail
56   | Basn of Ast.bus * expr_detail
57   | Aasn of Ast.bus * int * expr_detail * expr_detail
58   | Subasn of Ast.bus * int * int * expr_detail
59   | Noexpr
60
61 (* expression * type retuned * size *)
62 (* To return the size of expr is redundant, but helpful for type checking!!*)
63 (* The field returns the size of the bus, even with arr_ays, because
64   the size of the array is already stored in the symbol_table *)
65 and expression = expr_detail * types * int
66
67 and s_stmt =
68   | Block of s_stmt list
69   | Expr of expression
70   | If of expr_detail * s_stmt * s_stmt

```

```

71 | While of expr_detail * s_stmt
72 | Pos of expr_detail
73 | Switch of expr_detail * ((expr_detail * s_stmt)      list)
74 | Call of function_decl * (expr_detail list) * (expr_detail list)
75
76
77 let string_of_sast_type (t : types) =
78   match t with
79     | Bus -> "Bus"
80     | Array -> "Array"
81     | Const -> "Const"
82     | Function -> "Function"
83     | Void -> "Void"
84
85
86 (* Find variable in scope *)
87 let rec find_variable (scope : symbol_table) name =
88   try
89     List.find (
90       fun (v, _, _, _, _) -> v.name = name
91     ) scope.variables
92   with Not_found ->
93     match scope.parent with
94       | Some(parent) -> find_variable parent name
95       | _ -> raise (Error("Variable " ^ name ^ " is undeclared"))
96
97
98 (* Add local to Symbol Table *)
99 let check_and_add_local (vbus, x, t, lt, dr) (env : translation_environment) =
100  let _ = print_endline ("Adding local " ^ vbus.name ^ " " ^ string_of_int x ^ " " ^ string_of_bool
dr) in
101  if bit_required vbus.init > vbus.size then raise (Error("Initial value does not fit bus size:
" ^ vbus.name)) else
102    if dr then (if (x = 0)
103      then for i = 0 to vbus.size-1 do vbus.isAssigned.(i) <- true done
104      else for i = 0 to x-1 do vbus.isAssigned.(i) <- true done)
105    else if (x = 0)
106      then (for i = 0 to vbus.size-1 do vbus.isAssigned.(i) <- false; done)
107    else for i = 0 to x-1 do vbus.isAssigned.(i) <- false done;
108
109  let var = (vbus, x, t, lt, dr) in
110  (* Un-comment to print the list of locals name *)
111  (*let _ = print_endline vbus.name in*)
112  if List.exists (fun (varbus, _, _, _, _) -> varbus.name = vbus.name) env.scope.variables
113  then raise (Error("Multiple declarations for " ^ vbus.name))
114  else let new_scope = { parent = env.scope.parent;
115                           variables = var :: env.scope.variables; isIf = env.scope.isIf; isWhile =
env.scope.isWhile}
116    in let new_env = { scope = new_scope;} in new_env
117
118
119
120 let check_operand_type type_1 =
121   match type_1 with
122     | Bus | Array | Const -> true
123     | _ -> raise(Error("Operand types should be bus or array or const"))
124
125
126 let check_types e1 op e2 =
127   let (detail_1, type_1, size_1) = e1
128   in let (detail_2, type_2, size_2) = e2
129     in let _ = check_operand_type type_1
130       in let _ = check_operand_type type_2
131         in
132           match op with
133             | Or | And | Xor -> if size_1 != size_2 then raise(Error("Operand size
mismatch in logical operation "))
134             | Mul -> size_1 + size_2
135             | Lt | Gt | Lte | Gte | Eq | Neq -> 1
136

```

```

137           | Shl | Shr          -> if type_1 = Const then raise(Error("Bit
Shift operators cant be used on Constants"))
138           | Add|Sub          else size_1
139           | _                -> Pervasives.max size_1 size_2
140
141 let check_switchable e1 t1 =
142   check_operand_type t1
143
144
145
146 let check_array_dereference varray size e1 t1 s1 =
147   match e1 with
148   | Noexpr -> raise(Error("Array index undefined: " ^ varray.name))
149   | Num(v) -> if v > (size - 1) then raise(Error("Array index out of bound " ^ varray.name)) else()
150   | _ -> if s1 > bit_required(size)
151     then print_endline ("Warning: possible array index out of bound: " ^ varray.name) else()
152   ()
153
154 let check_basn env vbus e1 =
155   let _ = print_endline ("Checking variable " ^ vbus.name)
156   in let (detail, t, size) = e1
157   in match t with
158   | Bus -> if size = vbus.size
159     then for i = 0 to vbus.size-1 do
160       string_of_int i; *)
161   (env.scope.isWhile.(0)))
162   " ^ vbus.name ^" has more than one driver")
163 done
164
165           else raise (Error("Bus size mismatch for " ^ vbus.name))
166   | Const -> for i = 0 to vbus.size-1 do if (vbus.isAssigned.(i) && not(env.scope.isWhile.(0)))
167     then raise (Error("Variable " ^ vbus.name ^" has more than
168 one driver"))
169
170           else vbus.isAssigned.(i) <- true done;
171
172           (match detail with
173           | Num(v) -> if (bit_required v) > vbus.size then raise(Error
174             ("size mismatch " ^ vbus.name))
175           | Id(s) -> let b,_,_,_,_ = find_variable env.scope s in
176             if b.size != vbus.size then raise(Error("size
177               mismatch " ^ vbus.name))
178           | Subbus(b,strt,stop) -> if (abs (strt - stop)) !=
179             then raise (Error("Size mismatch
180               else ())
181               | _ -> raise (Error("Illegal bus assignment:
182                 " ^ vbus.name)) )
183           else vbus.isAssigned.(i) <- true done;
184           (match detail with
185           | Barray(b,_,_,-) -> if b.size != vbus.size then raise(Error
186             ("size mismatch " ^ vbus.name))
187               else()
188               | _ -> raise (Error("Expected variable of type bus or
189                 const " ^ vbus.name)) )
190           | _ -> raise (Error("Expected variable of type bus or const " ^ vbus.name))

```

```

191   in match t_e1 with
192     Const -> let (ed2,t_e2, size_e2) = e2
193       in (match t_e2 with
194         Const -> (match ed2 with
195           Num(v) -> if size_e2 > vbus.size
196             then raise(Error("Bus size mismatch for
197             ""^vbus.name)) else ()
198             | Unop(uop,ued) -> (match uop with
199               Umin -> (match ued with
200                 Num(v) ->
201                   if size_e2 > vbus.size
202                     then raise(Error("Bus size mismatch for ""^vbus.name)) else ()
203                     | _ -> if
204                       size_e2 != vbus.size
205                         then raise(Error("Bus size mismatch for ""^vbus.name)) else ()
206                         vbus.size
207                         ("Bus size mismatch for ""^vbus.name)) else () )
208                         | _ -> if size_e2 != vbus.size
209                           then raise(Error("Bus size mismatch for ""^vbus.name)) else ()
210                           () );
211             (match detail_e1 with
212               Num(v) -> if v > (size-1) then raise(Error("Array index out of
213               bound ""^vbus.name))
214               (0)))
215             driver ""^vbus.name)
216             | Id(s) -> let b,_,_,_ = find_variable env.scope s in
217               if b.init > (size-1) then raise(Error("Array index out
218               of bound ""^vbus.name))
219               (env.scope.isWhile.(0)))
220             driver ""^vbus.name)
221             | Subbus(b,x,y) -> let rec addone p = (function
222               0 -> p + 1
223               | n -> let newp = p + (int_of_float ( 2. **
224                 in addone newp (n-1) )
225                 stop)
226                 ones)
227
228                 index out of bound ""^vbus.name)
229                 (env.scope.isWhile.(0)))
230                 than one driver ""^vbus.name)
231                 | _ -> raise (Error("Array index is an expression of constants:
232                 ""^vbus.name)) )
233                 | Bus -> if(size_e1 > bit_required_size)
234                   then print_endline ("Warning: possible array index out of bound: ""^vbus.name) else
235                   ();
236                   for i = 0 to size-1 do if (vbus.isAssigned.(i) && not(env.scope.isWhile.(0)))
237                     then raise (Error
238                     ("Array index has more than one driver ""^vbus.name))

```

```

237                                     else vbus.isAssigned.(i) <- true done ;
238
239         let (ed2,t_e2,size_e2) = e2
240         in (match t_e2 with
241             Const -> (match ed2 with
242                 Num(v) -> if size_e2 > vbus.size
243                     then raise(Error("Bus size mismatch for
244                         ^vbus.name)) else ()
245
246             | _ -> if size_e2 != vbus.size
247                     then raise(Error("Bus size mismatch for " ^vbus.name)) else
248             () )
249             | _ -> raise (Error("Array index should be const or bus " ^vbus.name))
250
251 let check_subbus vbus x y =
252     let (x,y) = if x < y then (x,y) else (y,x)
253     in if x >= 0 && y <= vbus.size && x <= y then ()
254     else raise (Error("Incorrect subbus dereference for " ^vbus.name))
255
256 let check_subbas env vbus x y el =
257     let (x,y) = if x < y then (x,y) else (y,x)
258     in let (detail, t, size) = el
259     in match t with
260         Bus -> let _ = check_subbus vbus x y
261             in if size = y-x+1
262                 then for i = x to y do if (vbus.isAssigned.(i) && not(env.scope.isWhile.(0)))
263                                 then raise (Error("Variable " ^vbus.name ^" has more than one driver"))
264                                         else vbus.isAssigned.(i) <- true done
265                                         else raise (Error("Size of expression is different from subbus width for " ^vbus.name))
266 | Const -> (let _ = check_subbus vbus x y
267             in let _ = match detail with
268                 Num(v) -> if(bit_required v) > y-x+1
269                     then raise (Error("Size of expression is bigger than subbus width for " ^vbus.name))
270
271             | Id(s) -> let b,_,_,_,_ = find_variable env.scope s in
272                 if b.size != y-x+1
273                     then raise (Error("Size of expression is different from subbus width for " ^vbus.name))
274             else ()
275             | Subbus(_,strt,stop) -> if (abs (strt - stop)) != y-x
276                             then raise (Error("Size of expression is different from subbus width for " ^vbus.name))
277
278             | _ -> raise (Error("Const expressions are not supported"))
279             in for i = x to y do if (vbus.isAssigned.(i) && not(env.scope.isWhile.(0)))
280                                 then raise (Error("Variable " ^vbus.name ^" has more than one driver"))
281                                         else vbus.isAssigned.(i) <- true done
282 | Array -> (let _ = check_subbus vbus x y
283             in if size = y-x+1
284                 then for i = x to y do if (vbus.isAssigned.(i) && not(env.scope.isWhile.(0)))
285                                 then raise (Error("Variable " ^vbus.name ^" has more than one driver"))
286                                         else vbus.isAssigned.(i) <- true done
287                                         else raise (Error("Size of expression is different from subbus width for " ^vbus.name))
288                                         );
289                                         (match detail with
290                                         Barray(b,_,_,_,_,->())
291                                         | _ -> raise (Error("Expected variable of type bus or const " ^vbus.name)) )
292                                         | _ -> raise (Error("Expected variable of type bus " ^vbus.name))
293
294 let pred (b,_,_,_,_) (b',_,_,_,_,_) =
295     let _ =
296         for i=0 to ((Array.length b.isAssigned) - 1) do

```

```

297           b.isAssigned.(i) <- b'.isAssigned.(i) || b.isAssigned.(i)
298           done
299           in true
300
301 let check_function_outvars env e vbus2 =
302   let (ed, t,sz) = e
303   in match t with
304     Bus ->
305       match ed with
306         Id(vname) -> (
307           let vbus1, _, vtype, _, _ = try
308                                         find_variable env.scope vname (* locate a
309                                         variable by name *)
310                                         with Not_found ->
311                                           raise (Error("undeclared identifier " ^
312                                                 vname))
313           in if vbus1.size = vbus2.size then
314             let _ = (for i = 0 to vbus1.size-1
315                       do if (vbus1.isAssigned.(i)
316                             && not(env.scope.isWhile.(0)))
317                             then raise(Error
318                               ("Bus '^vbus1.name^' has more than one driver")))
319             true done) in true
320           else raise(Error("Function output variable width
321                         mismatch '^vbus1.name^' '^vbus2.name"))
322         | Subbus(vbus,x,y) -> (
323           let (x,y) = if x < y then (x,y) else (y,x)
324           in if(vbus2.size = y-x+1)
325             then (let _ = (for i = x to y
326                           do if (vbus.isAssigned.(i) && not(env.scope.isWhile.
327                             (0)))
328                             then raise (Error("Variable '^vbus.name^' has more than
329                               one driver"))
330             else (vbus.isAssigned.(i) <- true) done) in true)
331           else raise (Error("Size mismatch in function output assignment
332                         '^vbus.name"))
333         )
334         | _ -> (raise(Error("Expected bus or subbus")))
335       | Array -> ( match ed with
336         Barray(vbus, sz, exd) ->
337           if vbus.size != vbus2.size
338             then raise (Error("Size mismatch in function output
339                         assignment '^vbus.name"))
340           else let _ =
341             ( match exd with
342               Num(idx) -> (if (vbus.isAssigned.(idx) && not
343                             (env.scope.isWhile.(0)))
344                             then raise (Error("variable
345                               '^vbus.name^' has more than one driver"))
346               | Id(s) -> let gl_env = (match env.scope.parent with
347                             Some(g) -> g
348                             | _ -> raise (Error("No
349                               Global Environment")))
350
351             gl_env s
352             not(env.scope.isWhile.(0)))
353             ("^vbus.name^" has more than one driver"))
354             true )
355             ("Function input and output ports must be static: " ^vbus.name)) )
356             | _ -> raise (Error("Function input and output

```

```

ports must be static: " ^vbus.name)) )
349                                         in true
350                                         | _ -> raise (Error("Expected type of variable Barray "))
351                                         | _ -> raise (Error("function assignment must be to a bus or an array"))
352
353
354 let check_function_invars env e vbus2 =
355   let (ed, t, sz) = e
356   in match t with
357     Bus -> (
358       match ed with
359         Id(vname) -> (
360           let vbus1, _, vtype, _, _ = try find_variable env.scope vname (* locate a
361                                         variable by name *)
362                                         with Not_found -> raise (Error("undeclared
363                                         identifier " ^ vname))
364                                         in if vbus1.size != vbus2.size then raise (Error("Function input variable width
365                                         mismatch " ^vbus1.name^ " ^vbus2.name))
366                                         else true
367                                         )
368           | Subbus(vbus,x,y) -> (
369             let (x,y) = if x < y then (x,y) else (y,x)
370             in if(vbus2.size != y-x+1)
371               then raise (Error("Size mismatch in function output assignment
372                                         " ^vbus.name))
373               else true
374             )
375           | _ -> (raise(Error("Expected bus or subbus: "))) )
376
377         | Array -> ( match ed with
378           Barray(vbus, sz, exd) ->
379             if vbus.size != vbus2.size
380               then raise (Error("Size mismatch in function output
381                                         assignment " ^vbus.name))
382             else let _ =
383               ( match exd with
384                 Num(idx) -> ()
385                 | Id(s) -> let gl_env = (match env.scope.parent with
386                               Some(g) -> g
387                               | _ -> raise (Error("No
388                                         Global Environment")) )
389
390                                         in
391                                         (try let _ =find_variable gl_env s
392                                           in ()
393                                           with Error(_) -> raise (Error
394                                         ("Function input and output ports must be static: " ^vbus.name)) )
395                                         | _ -> raise (Error("Function input and output
396                                         ports must be static: " ^vbus.name)) )
397                                         in true
398                                         | _ -> raise(Error("Expected type of variable Barray "))
399
400           | Const -> (match ed with
401             Num(v) -> if(bit_required v) > vbus2.size
402               then raise (Error("Size of expression is bigger
403                                         than subbus width for " ^vbus2.name))
404               else true
405             | Id(s) -> let b,_,_,_,_ = find_variable env.scope s in
406               if b.size != vbus2.size
407                 then raise (Error("Size of expression is
408                                         different from subbus width: " ^s))
409               else true
410             | Subbus(vbus,strt,stop) -> if ((abs (strt - stop))+1) !=
411               vbus2.size
412                                         then raise (Error("Size of
413                                         expression is different from subbus width: " ^vbus.name))
414                                         else true
415             | _ -> raise (Error("Const expressions in function
416                                         call")) )
417             | _ -> raise (Error("function input must be to a bus a const or an array reference"))
418
419 let check_call env out_actuals in_actuals fd =
420   let _ = print_endline ("Checking function call: " ^fd.fid)

```

```

405     in
406     let _ =( try List.for_all2 (check_function_outvars env) out_actuals fd.pout
407         with (Invalid_argument(_)) -> raise (Error("Port mismatch for function call: " ^ fd.fid)) )
408     in let _ = ( try List.for_all2 (check_function_invars env) in_actuals fd.pin
409         with (Invalid_argument(_)) -> raise (Error("Port mismatch for function call:
410                                         " ^ fd.fid)) )
411     in ()
412
413 (* Check expressions *)
414 (* This returns expr_detail * types * int *)
415 let rec chk_expr function_table env = function
416 (* An integer constant: convert and return Int type *)
417     Ast.Num(v) ->
418     let min_size = bit_required v in
419     Num(v), Const, min_size (*If assigned to the bus vbus, check that vbus.size >= min_size!!*)
420 (* An identifier: verify it is in scope and return its type *)
421 | Ast.Id(vname) ->
422     let vbus, _, vtype, _, _ =
423         try
424             find_variable env.scope vname (* locate a variable by name *)
425             with Not_found ->
426                 raise (Error("undeclared identifier " ^ vname))
427             in Id(vbus.name), vtype, vbus.size (*Be careful!!! An Id could be a constant, a bus or an
array!*)
428 | Ast.Binop(e1, op, e2) ->
429     let e1 = chk_expr function_table env e1 (* Check left and right children *)
430     and e2 = chk_expr function_table env e2
431     in let output_size = check_types e1 op e2 in
432     let (e1,t1,_)=e1 and (e2,t2,_)=e2
433     in let t = if ((t1 == Const) && (t2 == Const)) then Const else Bus
434     in Binop(e1, op, e2), t, output_size (* Success: result is bus *)
435 | Ast.Basn(vname, e1) ->
436     let _ = print_endline ("Checking bus assignment for " ^ vname) in
437     let e1 = chk_expr function_table env e1
438     and vbus, _, _, _, _ = find_variable env.scope vname
439     in let _ = check_basn env vbus e1
440         in let (e1, _, _) = e1
441             in Basn(vbus, e1), Bus, vbus.size
442 | Ast.Subasn(vname, x, y, e1) ->
443     let e1 = chk_expr function_table env e1
444     and vbus, _, _, _, _ = find_variable env.scope vname
445     in let _ = check_subasn env vbus x y e1
446         in let (e1, _, _) = e1
447             in Subasn(vbus, x, y, e1), Bus, (abs(x-y) +1);
448 | Ast.Aasn(vname, e1, e2) ->
449     let e1 = chk_expr function_table env e1
450     and e2 = chk_expr function_table env e2
451     and vbus, size, _, _, _ = find_variable env.scope vname
452     in let _ = check_aasn env vbus size e1 e2
453         in let (e1, _, _) = e1 and (e2, _, _) = e2
454             in Aasn(vbus, size, e1, e2), Bus, vbus.size
455 (* NEED TO CHECK OUTPUT PORTS MATCH WITH LOCALS ASSIGNMENT!!*)
456 | Ast.Unop(op, e1) ->
457     let (e1, t1, s1)= chk_expr function_table env e1
458     in Unop(op, e1), t1, s1
459 | Ast.Subbus(vname, x, y) ->
460     let _ = print_endline ("Check Sub bus asn for: " ^ vname ^ " with params: "
461                             ^ (string_of_int x) ^ " " ^ (string_of_int y)) in
462     let vbus, _, _, _, _ = find_variable env.scope vname
463     in check_subbus vbus x y;
464     Subbus(vbus, x, y), Bus, (abs(x-y) +1)
465 | Ast.Array(vname, e1) ->
466     let (e1, t1, s1) = chk_expr function_table env e1
467     and varray, size, vtype, _, _ = find_variable env.scope vname
468     in check_array_dereference varray size e1 t1 s1;
469     Barray(varray, size, e1), vtype, varray.size
470 | Ast.Noexpr -> Noexpr, Void, 0
471
472 (*Check Statements*)

```

```

473 let rec chk_stmt function_table env = function
474   Ast.Expr(e) -> Expr(chk_expr function_table env e)
475   | Ast.If(e1, s1, s2) ->
476     let e1, t1, _ = chk_expr function_table env e1
477     in
478     let temp = { scope =
479       { env.scope with
480         variables = List.map (
481           fun (b, s, t, l, f) ->
482             ( { b with isAssigned =
483                 Array.copy b.isAssigned },
484               s, t, l, f )
485           ) env.scope.variables
486         }
487       }
488     in let stmt_1 = chk_stmt function_table temp s1
489     in
490     let stmt_2 = chk_stmt function_table env s2
491     in let _ = List.for_all2 pred (env.scope.variables) (temp.scope.variables)
492     in If(e1, stmt_1, stmt_2)
493   | Ast.While(e1, s1) ->
494     let _ = env.scope.isWhile.(0) <- true in
495     let e1, t1, _ = chk_expr function_table env e1
496     in (* check_conditional e1 t1; *)
497     let statement = chk_stmt function_table env s1
498     in let _ = env.scope.isWhile.(0) <- false in
499     While(e1, statement)
500   | Ast.Pos(e1) ->
501     let e1, t1, _ = chk_expr function_table env e1
502     in (* check_pos_expr e1; *)
503     Pos(e1)
504   | Ast.Block(slist) ->
505     let run_chk_stmt (env : translation_environment) (actual : Ast.stmt) =
506       let s1 = chk_stmt function_table env actual
507       in s1
508     in let new_stmt_list =
509       let rec stmt_helper l = function
510         [] -> List.rev l
511         | hd::tl -> let new_l = ( run_chk_stmt env hd )::l
512           in stmt_helper new_l tl
513         in stmt_helper [] slist
514 (* Un-comment to check if Blocks are parsed *)
515 (*in let _ = print_endline "parsed a Block"*)
516     in Block(new_stmt_list)
517   | Ast.Switch(e, caselist) ->
518     let e, t1, _ = chk_expr function_table env e
519     in let _ = check_switchable e t1
520     in let chk_case_list (env : translation_environment) ( (e1, s1) : (Ast.expr * Ast.stmt) ) =
521       let e1, t1, _ = chk_expr function_table env e1 in
522       let _ = if not(t1 = Const || t1 = Void) (* Void represents the default case
523 *)
524         then raise(Error("Case constants must be CONSTANTS. Received case expression of type:
525           " ^ string_of_sast_type t1))
526         else ()
527       in let s1 = chk_stmt function_table env s1
528         in (e1, s1)
529     in let rec clist_helper l = function
530       [] -> List.rev l
531       | hd::tl ->
532         let temp = { scope =
533           { env.scope with
534             variables = List.map (
535               fun (b, s, t, l, f) ->
536                 ( { b with isAssigned =
537                     Array.copy b.isAssigned },
538                     s, t, l, f )
539                   ) env.scope.variables
540             }
541           }
542         in let new_l = ((chk_case_list temp

```

```

hd),temp) :: l
541
542     in let nlist = clist_helper [] caselist
543         in let clist = List.map (fun ((x,y),z) -> let _ = (List.for_all2 pred env.scope.variables
544 z.scope.variables) in (x,y)) nlist
545 (* Un-comment to check if Switch is parsed *)
546     (*in let _ = print_endline "parsed a Switch"*)
547     in Switch(e, clist)
548
549 | Ast.Call(fname, out_list, in_list ) ->
550     let _ = print_endline ("Checking function call: " ^ fname) in
551     let _ = List.iter (fun x -> match x with
552                         Ast.Id(v) -> print_endline ("Assigning to: " ^ v)
553                         | _ -> print_endline "This better be an array deref or a subbus") out_list
554
555 in
556     let _ = List.iter (fun x -> match x with
557                         Ast.Id(v) -> print_endline ("Call param: " ^ v)
558                         | _ -> print_endline "Check expr passed as call param:") in_list in
559     let func_decl =
560         try StringMap.find fname function_table
561         with Not_found -> raise (Failure ("undefined function " ^ fname))
562     in let inlist = List.fold_left
563         ( fun l x -> let el = chk_expr function_table env x in el::l ) [] in_list
564     in let outlist = List.fold_left
565         ( fun l x -> let el = chk_expr function_table env x in el::l ) [] out_list
566     in let _ = print_endline "Just before checking function call"
567     in let _ = check_call env outlist inlist func_decl
568     in let outlist = List.fold_left (fun l x -> let (el, _, _) = x in el::l) [] outlist
569     in let inlist = List.fold_left (fun l x -> let (el, _, _) = x in el::l) [] inlist
570 (* Uncomment to check if Function Call is parsed *)
571     (* in let _ = print_endline "Function Call parsed" *)
572         in Call(func_decl, outlist, inlist)
573
574
575 (* Function translation Ast -> Sast. Build Symbol table; parse statements*)
576 let check_func (env : translation_environment) (portin : (Ast.bus list)) (portout : (Ast.bus list))
577 (body : Ast.fbody) function_table =
578
579     let _ = print_endline "Checking fucntion..." in
580     let pin_env = List.fold_left (
581         fun (pin_env : translation_environment) (actual : Ast.bus) ->
582             check_and_add_local (actual, 0, Bus, In_port, true) pin_env
583             ) env portin
584
585     in
586     let pout_env = List.fold_left (
587         fun (pout_env : translation_environment) (actual : Ast.bus) ->
588             check_and_add_local (actual, 0, Bus, Out_port, false) pout_env
589             ) pin_env portout
590
591     in
592     let (locals_list, stmts) = body
593         in let full_env = List.fold_left (
594             fun (env : translation_environment) (actual :
595 Ast.locals) ->
596                 match actual with
597                     Bdecl(vbus) -> check_and_add_local (vbus, 0, Bus, Int_signal,
598 false) env
599                     | Adecl(vbus, size) -> check_and_add_local (vbus, size, Array,
600 Int_signal, false) env
601                     ) pout_env locals_list
602
603         in let run_chk_stmt (env : translation_environment) (stmt_lst, call_lst) (actual : Ast.stmt)
604         =
605             let s1 = chk_stmt function_table env actual
606             in let call_lst =
607                 (match actual with
608                     Ast.Call(fname, _, _) ->
609                     let f_decl =
610                         try StringMap.find fname
611                         with Not_found -> raise (Failure
612 ("undefined function " ^ fname))
613                     in f_decl::call_lst

```

```

601                                     | x -> call_lst (* do nothing *) )
602             in (s1::stmt_lst, call_lst)
603
604             in let (new_stmt_list,call_lst) =
605               List.fold_left (run_chk_stmt full_env) ([][],[]) (List.rev stmts)
606             in (full_env, List.rev call_lst, List.rev new_stmt_list)
607
608
609             (* Function table *)
610             let func (env : translation_environment) (astfn : Ast.fdecl) tmp_ftable =
611               let func_scope = { parent = Some(env.scope); variables = []; isIf = Array.make 2 false; isWhile =
612                 Array.make 1 false }
613               in let func_env = {scope = func_scope }
614                 in let (chk_floc, chk_calls, chk_fbod) = check_func func_env astfn.portin astfn.portout
615                   astfn.body tmp_ftable
616                   in let fobj = { pout = astfn.portout;
617                                 fid = astfn.fname;
618                                 pin = astfn.portin;
619                                 floc = chk_floc;
620                                 fcalls = chk_calls;
621                                 fbod = chk_fbod; }
622                     in let new_ftable = StringMap.add astfn.fname fobj tmp_ftable
623                     in let _ = print_endline ("Added function " ^ astfn.fname)
624                     in new_ftable
625
626
627             (* Program transaltion Ast -> Sast *)
628             let prog ((constlist : Ast.gdecl list), (funclist : Ast.fdecl list)) =
629               let _ = print_endline "Starting prog..." in
630               let clist = List.map (
631                 fun (gdecl : Ast.gdecl)->
632                   let Ast.Const(vbus, value) = gdecl
633                   in
634                     let dummy_env = {scope = { parent = None; variables = []}; isIf = Array.make 2 false; isWhile =
635                       Array.make 1 false} (*Workaround for while/if multiple assignment *)
636                     in
637                       let _ = check_basn dummy_env vbus (Num(value), Const, bit_required value)
638                         in (vbus, value, Const, Int_signal, true)
639                           ) (List.rev constlist)
640               in let global_scope = { parent = None; variables = List.rev clist; isIf = Array.make 2 false;
641                             isWhile = Array.make 1 false}
642                 in let global_env = { scope = global_scope }
643
644                 in let rec create_map mymap = function
645                   [] -> mymap
646                   | hd::tl -> let new_mymap = func global_env (hd : Ast.fdecl)
647                     mymap
648                     in create_map new_mymap tl
649               in let ftable = create_map StringMap.empty (List.rev funclist)
650                 in global_env, ftable

```

```

Clocktab.ml
1  open Ast
2  open Sast
3
4  module Im = Map.Make(struct
5    type t = Sast.expr_detail
6    let compare x y = Pervasives.compare x y
7  end)
8
9  module Sm = Map.Make(struct
10   type t = string
11   let compare x y = Pervasives.compare x y
12 end)
13
14 (*Call this function when an assignment occurs*)
15 (*takes clock cycle #, assignment, current assignment map and updates it*)
16 let update_asn (asn_expr : Sast.expr_detail) asn_map =
17   let vname = match asn_expr with
18     | Basn(x,_) -> x.name
19     | Aasn(x,_,_,_) -> x.name
20     | Subasn(x,_,_,_) -> x.name
21     | _ -> raise (Error("not an assignment"))
22   in Im.add asn_expr vname asn_map
23
24 (*Debug: check assignments - this is a kind of int. representation*)
25 let asn_to_string k _ s =
26   let s = s^ ""
27   in let _ = match k with
28     | Basn(x,_) -> print_endline (x.name^" -> assigned")
29     | Aasn(x,i,_,_) -> print_endline ((x.name)^" "^(string_of_int i)^" -> assigned")
30     | Subasn(x,a,b,_) -> print_endline ((x.name)^" range "^"(string_of_int a)^":^(string_of_int
31 b)^" -> assigned")
32     | _ -> raise (Error("not an assignment"))
33   in s
34
35 let print_asn_map asn_map = Im.fold asn_to_string asn_map ""
36
37 (*CHECK ASYNC!*)
38 let asn_map_to_list k _ (sync,async) = match k with
39   | Basn(x,e1) -> if x.async then (sync,(Basn(x,e1))::async) else ((Basn(x,e1))::sync,async)
40   | Aasn(x,sz,e1,e2) -> if x.async then (sync,(Aasn(x,sz,e1,e2))::async) else ((Aasn
41 (x,sz,e1,e2))::sync,async)
42   | Subasn(x,a,b,e1) -> if x.async then (sync,(Subasn(x,a,b,e1))::async) else ((Subasn
43 (x,a,b,e1))::sync,async)
44   | _ -> raise (Error("not an assignment"))
45 let get_asn asn_map = Im.fold asn_map_to_list asn_map ([][])
46
47 (*Auxiliary functions*)
48 (* insert non-duplicates *)
49 let rec insert_uniq l name =
50   try let _ = List.find ( fun ( s ) -> s = name ) l in l
51   with Not_found-> name::l
52 (* returns a list whose vals are unique *)
53 let uniq lst =
54   List.fold_left (fun l s -> insert_uniq l s) [] lst
55
56 (* adds range to a list *)
57 let range_list bl (a,b) = if a >= b then (a,b)::bl else (b,a)::bl
58
59 (* returns non common range list *)
60 let others_range_list (a0,b0) l =
61   let (a0,b0) = if a0 >= b0 then (a0, b0) else (b0,a0)
62   in let l = List.rev ( List.sort (fun (c1,_) (c2,_) -> Pervasives.compare c1 c2) l )
63   in let add_range r (c1,c2) = if( (a0 > c1) && (b0 > c1) )then (a0,b0)::r else
64     if( (a0 > c1) && (b0 >= c2) )then (a0,(c1+1))::r else
65       if( (a0 > c1) && (b0 < c2) )then (a0,(c1+1))::((c2-1),b0)::r
66   else
67     if( (a0 >= c2) && (b0 < c2) )then ((c2-1),b0)::r else
68       (a0,b0)::r
69   in let tmp = List.fold_left add_range ([] ) l

```



```

124 > fill_bitl (range_list bl (a1,b1)) tl1
125   ("Wrong list in get_nc_asn")) ) )
126
127   (x,a2,b2,e1))::l
128   ((x.size-1),0) bitl
129   orl
130
131 variable "^(x.name)) )
132   | _ -> raise (Error("not an assignment"))
133   in nca l tmp_asn_l
134   in let nc_list = Im.fold_list_nc_asn map1 []
135   in nc_list

```

```

Ehdl.ml
1  open Ast
2  open Sast
3  open Clocktab
4
5  module CompMap = Map.Make(struct
6    type t = string
7    let compare x y = Pervasives.compare x y
8  end)
9
10 exception ErrorS of string
11
12 type s_env = {
13   sens_list : string list;
14   } (* can add more stuff to this, list of locals for example, so POS can update it *)
15
16
17 (* insert non-duplicate fcalls, should really do operator overloading and use a generic uniq
function *)
18 let rec insert_call l c =
19   try let _ = List.find ( fun ( s ) -> s.fid = c.fid ) l in l
20   with Not_found-> c::l
21 (* returns a list whose vals are unique *)
22 let uniq_calls clist =
23   List.fold_left (fun l c -> insert_call l c) [] clist
24
25 (* Utility function for producing a delimiter separated string from a list*)
26 let rec delim_sprt delim p = match List.length p with
27   0 -> ""
28   x -> let head = (List.hd p)
29     (* don't want to put in a delim after the last element, hence the if check *)
30     in if ( x = 1 ) then head else (head ^ delim ^ (delim_sprt delim (List.tl p)) )
31
32 let rec port_descr_list p inOrOut (ports: Ast.bus list) = match ports with
33   [] -> p
34   | hd::tl -> let typedescr =
35     (match hd.size with
36      0 -> raise (Failure ("bus size cannot be zero " ))
37      (* not doing std_logic because then we have to convert 1 to '1' *)
38      | x -> " std_logic_vector(" ^ string_of_int(hd.size-1) ^ " downto 0)" )
39      in let s = "\t" ^ hd.name ^ " :" ^ inOrOut ^ typedescr
40      in port_descr_list (s::p) inOrOut tl
41
42
43 let port_gen cname cobj =
44   let importlist = port_descr_list [] "in " cobj.pin
45   in let portList = port_descr_list importlist "out" cobj.pout
46   in (delim_sprt ";\n" (List.rev portList))
47
48
49 (*Auxiliary function: adds conv_std_logic_vector *)
50 let num_to_slv v size =
51   try let _ = int_of_string v
52     in "ieee.std_logic_arith.conv_std_logic_vector(^v^,"^(string_of_int size)^")"
53   with Failure(s) -> v
54
55 (*Auxiliary function: adds conv_integer *)
56 let to_int v =
57   try let _ = int_of_string v
58     in v
59   with Failure(s) -> "conv_integer(^v^)"
60
61
62 let translate (genv, ftable) =
63 let create_component cname cobj components =
64 (*cloc is the local symbol table, required while translating statements and expressions*)
65 let (cloc, cname) = (cobj.floc,cobj.fid)
66 in let libraries = "\nllibrary ieee;\n" ^
67   "use ieee.std_logic_1164.all;\n" ^
68   "use ieee.std_logic_signed.all;\n\n\n"

```

```

69
70     in let entity cname cobj = (* entity *)
71         let s = port_gen cname cobj
72             in "entity " ^ cname ^ " is \n\nport (\n" ^
73                 "\tclk : in std_logic;\n\trst : in std_logic;\n" ^ s ^ ");\n\nend " ^ cname ^ ";"^
74 \n"
75
76
77 (*******While loop processing*****)
78
79 in let translate_while (wcond : Sast.expr_detail) (wblock : Sast.s_stmt list) curr_asn_map
80 (curr_cc : int) (curr_fc : int)=
81 (* Evaluate expressions *)
82 let rec weval e env asn_map cc = match e with
83     Num(i) -> string_of_int i, string_of_int i, env, asn_map
84     | Id(i) -> (i ^ "_r" ^ (string_of_int (cc+1))), (i ^ "_r" ^ (string_of_int (cc))), env, asn_map
85     | Barray(bs, _, el) -> let v1,v2 = match el with
86         Num(i) -> (string_of_int i), (string_of_int i)
87         | x -> let il,i2, _, _ = weval x env asn_map cc
88             in ("ieee.std_logic_unsigned.conv_integer(" ^ il ^ ")",
89                  ("ieee.std_logic_unsigned.conv_integer(" ^ i2 ^ ")")
90                  in (bs.name ^ "_r" ^ (string_of_int (cc+1))) ^ "(" ^ v1 ^ ")",
91                  (bs.name ^ "_r" ^ (string_of_int (cc))) ^ "(" ^ v2 ^ ")",
92                  env, asn_map
93                  (* Using "a" rather than "a(i)" in the sensitivity list, which is fine, because the
94 list must be static *)
95         | Subbus(bs, strt, stop) -> let range =
96             if strt < stop then "(" ^ (string_of_int stop) ^ " downto " ^ (string_of_int
97                         strt) ^ ")" else
98                             "(" ^ (string_of_int strt) ^ " downto " ^ (string_of_int
99                         stop) ^ ")"
100                     in (bs.name ^ "_r" ^ (string_of_int (cc+1))) ^ range,
101                     (bs.name ^ "_r" ^ (string_of_int (cc))) ^ range, env, asn_map
102
103     | Unop(op,e1) -> let v11,v12, _, _ = weval e1 env asn_map cc in
104     (match op with
105         Umin -> "(- " ^ v11 ^ ")", "(- " ^ v12 ^ ")", env, asn_map
106         Not -> "(not " ^ v11 ^ ")", "(not " ^ v12 ^ ")", env, asn_map
107         x -> raise (Failure ("ERROR: Invalid Unary Operator ")) )
108     | Binop(e1,op,e2) ->
109         let v11,v12, _, _ = weval e1 env asn_map cc in let v21, v22, _, _ = weval e2 env asn_map cc
110         in let shift_v21 = to_int v21 in let shift_v22 = to_int v22
111         in (match op with
112             Add -> ("(^v11^") ^ " + " ^ " (^v21^))", "((^v12^") ^ " + " ^ " (^v22^))", env,
113             asn_map
114             | Sub -> "((^v11^") ^ " - " ^ " (^v21^))", "((^v12^") ^ " - " ^ " (^v22^))", env,
115             asn_map
116             | Mul -> "((^v11^") ^ " * " ^ " (^v21^))", "((^v12^") ^ " * " ^ " (^v22^))", env,
117             asn_map
118             | Lt -> "((^v11^") ^ " < " ^ " (^v21^))", "((^v12^") ^ " < " ^ " (^v22^))", env,
119             asn_map
120             | Gt -> "((^v11^") ^ " > " ^ " (^v21^))", "((^v12^") ^ " > " ^ " (^v22^))", env,
121             asn_map
122             | Lte -> "((^v11^") ^ " <= " ^ " (^v21^))", "((^v12^") ^ " <= " ^ " (^v22^))", env,
123             asn_map
124             | Gte -> "((^v11^") ^ " >= " ^ " (^v21^))", "((^v12^") ^ " >= " ^ " (^v22^))", env,
125             asn_map
126             | Eq -> "((^v11^") ^ " = " ^ " (^v21^))", "((^v12^") ^ " = " ^ " (^v22^))", env,
127             asn_map
128             | Neq -> "((^v11^") ^ " /= " ^ " (^v21^))", "((^v12^") ^ " /= " ^ " (^v22^))", env,
129             asn_map
130             | Or -> "((^v11^") ^ " or " ^ " (^v21^))", "((^v12^") ^ " or " ^ " (^v22^))", env,
131             asn_map
132             | And -> "((^v11^") ^ " and " ^ " (^v21^))", "((^v12^") ^ " and " ^ " (^v22^))", env,
133             asn_map
134             | Xor -> "((^v11^") ^ " xor " ^ " (^v21^))", "((^v12^") ^ " xor " ^ " (^v22^))",
135             env, asn_map
136             | Shl -> "(to_stdlogicvector( to_bitvector(^v11^) ) ^ " sll " ^ " (^shift_v21^"
137 ))", "(to_stdlogicvector( to_bitvector(^v12^) ) ^ " sll " ^ " (^shift_v22^) )", env, asn_map
138             | Shr -> "(to_stdlogicvector( to_bitvector(^v11^) ) ^ " srl " ^ " (^shift_v21^"
139 ))", "(to_stdlogicvector( to_bitvector(^v12^) ) ^ " srl " ^ " (^shift_v22^) )", env, asn_map

```

```

118  ))","(to_stdlogicvector( to_bitvector("^v12^") ^ " srl " ^ "("^shift_v22^" ) )", env, asn_map
119  | x     -> raise (Failure ("ERROR: Invalid Binary Operator "))
120  | Basn(i, e1) -> let asn_map = update_asn (Basn(i,Id(i.name))) asn_map
121      in let v1, v2, _, _ = weval e1 env asn_map cc
122      in let slv_v1 = num_to_slv v1 i.size
123      in let slv_v2 = num_to_slv v2 i.size
124          in ("^t\|t" ^ i.name ^ "_r" ^ (string_of_int (cc+1)) ^ " <= " ^ slv_v1 ^ ";\\n" ),
125          ("^t\|t" ^ i.name ^ "_r" ^ (string_of_int (cc+1)) ^ " <= " ^ slv_v2 ^ ";\\n" ),
126  env, asn_map
127  | Subasn(i, strt, stop, e1) -> let asn_map = update_asn (Subasn(i, strt, stop, Id(i.name)))
128  asn_map
129      in let v1, v2, _, _ = weval e1 env asn_map cc
130      in let slv_v1 = num_to_slv v1 ((abs (strt - stop)+1))
131      in let slv_v2 = num_to_slv v2 ((abs (strt - stop)+1))
132          in let range =
133              if strt < stop then "(" ^ (string_of_int stop) ^ " downto " ^ (string_of_int
134  strt) ^ ")" else
135                  "(" ^ (string_of_int strt) ^ " downto " ^ (string_of_int stop) ^ ")"
136  | Aasn(bs,sz,e1,e2) -> let v11,v12, _, _ , asn_map = match e1 with
137      Num(i) -> let am = update_asn (Aasn(bs,i,Id("constant"),Id("constant")))
138  asn_map
139      in (string_of_int i),(string_of_int i), env, am
140      | Id(i) -> let bus_from_var var = let (bus, _, _, _) = var in bus
141      in (try let bs_i = bus_from_var (find_variable genv.scope i)
142          in let am = update_asn (Aasn(bs, bs_i.init, Id("constant")),
143  Id("constant"))), asn_map
143  string_of_int (cc+1) ^ ")"),
144  string_of_int cc ^ "), env, am
145  (bs.name)), asn_map
146  ^ i1 ^ ")",
147  ^ i2 ^ "), env, am )
148  | x -> let am = update_asn (Aasn(bs,sz,x,Id(bs.name))), asn_map
149      in let i1,i2, _, _ = weval x env am cc
150      in ("ieee.std_logic_unsigned.conv_integer(" ^ i1 ^ ")",
151          ("ieee.std_logic_unsigned.conv_integer(" ^ i2 ^ ")"), env, am
152  in let v21,v22, _, _ = weval e2 env asn_map cc
153  in let slv_v21 = num_to_slv v21 bs.size
154  in let slv_v22 = num_to_slv v22 bs.size
155  in ("^t\|t" ^ bs.name ^ "_r" ^ (string_of_int (cc+1)) ^ "(" ^ v11 ^ ") " ^ " <=
156  " ^ slv_v21 ^ ";\\n" ),
157  ("^t\|t" ^ bs.name ^ "_r" ^ (string_of_int (cc+1)) ^ "(" ^ v12 ^ ") " ^ " <=
158  " ^ slv_v22 ^ ";\\n" ), env, asn_map
159  | x -> raise (Failure ("Illegal expression in the body of the While statement" ))
160
161 (*Evaluate conditional expressions*)
162 in let rec wcondeval e env asn_map cc= match e with
163     Num(i) -> (string_of_int i)^"/= 0 ",(string_of_int i)^"/= 0 ", env, asn_map
164     | Id(i) -> (i ^ "_r" ^ (string_of_int (cc+1)) ^ "/= 0 "),(i ^ "_r" ^ (string_of_int cc) ^ "/=
165     0 "), {sens_list = (i^"_r"^string_of_int cc)::env.sens_list;}, asn_map
166     | Barray(bs, _, e1)-> let v1,v2 = match e1 with
167         Num(i) -> (string_of_int i),(string_of_int i)
168         | x -> let i1,i2, _, _ = weval x env asn_map cc
169             in ("ieee.std_logic_unsigned.conv_integer(" ^ i1 ^ ")",
170                 ("ieee.std_logic_unsigned.conv_integer(" ^ i2 ^ ")")
171                 in (bs.name^"_r"^(string_of_int (cc+1))) ^ "(" ^ v1 ^ ")" ^ "/= 0 ", (bs.name^"_r" ^
172 (string_of_int cc)) ^ "(" ^ v1 ^ ")" ^ "/= 0 ", env, asn_map
173  | Subbus(bs, strt, stop) -> let range =
174              if strt < stop then "(" ^ (string_of_int stop) ^ " downto " ^ (string_of_int
175  strt) ^ ")" else

```

```

168                     "(" ^ (string_of_int strt) ^ " downto " ^ (string_of_int stop) ^ ")"
169                     in (bs.name ^ "r" ^ (string_of_int (cc+1))) ^ range ^ "/= 0 ", (bs.name ^
170                     "-r" ^ (string_of_int cc)) ^ range ^ "/= 0 ", env, asn_map
171                     | Unop(op,e1) ->
172                     ( match op with
173                     | Umin -> let v1,v2,_,_ = weval e1 env asn_map cc in "(- " ^ v1 ^ ")" ^ "/= 0 ", "(- " ^ v2
174                     ^ ")" ^ "/= 0 ", env, asn_map
175                     | Not -> let v1,v2,_,_ = wcondeval e1 env asn_map cc in "(not " ^ v1 ^ ")", "(not " ^ v2 ^
176                     ")", env, asn_map
177                     | x -> raise (Failure ("ERROR: Invalid Unary Operator ")) )
178                     | Binop(e1,op,e2) ->
179                     let v11,v12,_,_ = weval e1 env asn_map cc in let v21,v22,_,_ = weval e2 env asn_map cc
180                     in let shift_v21 = to_int v21 in let shift_v22 = to_int v22
181                     in (match op with
182                     | Add -> (((^v11^") ^ "+" ^ (^v21^")) ^ "/= 0 ", ((^v12^") ^ "+" ^ (^v22^"))
183                     ^ "/= 0 ", env, asn_map
184                     | Sub -> (((^v11^") ^ "-" ^ (^v21^")) ^ "/= 0 ", ((^v12^") ^ "-" ^ (^v22^"))
185                     ^ "/= 0 ", env, asn_map
186                     | Mul -> (((^v11^") ^ "* " ^ (^v21^")) ^ "/= 0 ", ((^v12^") ^ "* " ^ (^v22^"))
187                     ^ "/= 0 ", env, asn_map
188                     | Lt -> (((^v11^") ^ "< " ^ (^v21^")), ((^v12^") ^ "< " ^ (^v22^)), env,
189                     asn_map
190                     | Gt -> (((^v11^") ^ "> " ^ (^v21^")), ((^v12^") ^ "> " ^ (^v22^)), env,
191                     asn_map
192                     | Lte -> (((^v11^") ^ "<= " ^ (^v21^")), ((^v12^") ^ "<= " ^ (^v22^)), env,
193                     asn_map
194                     | Gte -> (((^v11^") ^ ">= " ^ (^v21^")), ((^v12^") ^ ">= " ^ (^v22^)), env,
195                     asn_map
196                     | Eq -> (((^v11^") ^ "=" ^ (^v21^")), ((^v12^") ^ "=" ^ (^v22^)), env,
197                     asn_map
198                     | Neq -> (((^v11^") ^ "/=" ^ (^v21^")), ((^v12^") ^ "/=" ^ (^v22^)), env,
199                     asn_map
200                     | Xor -> (((^v11^") ^ " xor " ^ (^v21^")) ^ "/= 0 ", ((^v12^") ^ " xor " ^
201                     (^v22^")) ^ "/= 0 ", env, asn_map
202                     | Shl -> "(to_stdlogicvector( to_bitvector(^v11^") ^ " sll " ^ (^shift_v21^" )))" ^ "/=
203                     0 ", "(to_stdlogicvector( to_bitvector(^v12^") ^ " sll " ^ (^shift_v22^" )))" ^ "/= 0 ", env,
204                     asn_map
205                     | Shr -> "(to_stdlogicvector( to_bitvector(^v11^") ^ " srl " ^ (^shift_v21^" )))" ^ "/=
206                     0 ", "(to_stdlogicvector( to_bitvector(^v12^") ^ " srl " ^ (^shift_v22^" )))" ^ "/= 0 ", env,
207                     asn_map
208                     | Or -> let v11,v12,_,_ = wcondeval e1 env asn_map cc in let v21,v22,_,_ = wcondeval
209                     e2 env asn_map cc
210                     in (((^v11^") ^ " or " ^ (^v21^")), ((^v12^") ^ " or " ^ (^v22^)), env, asn_map
211                     | And -> let v11,v12,_,_ = wcondeval e1 env asn_map cc in let v21,v22,_,_ = wcondeval
212                     e2 env asn_map cc
213                     in (((^v11^") ^ " and " ^ (^v21^")), ((^v12^") ^ " and " ^ (^v22^)), env, asn_map
214                     | x -> raise (Failure ("ERROR: Invalid Binary Operator ")) )
215                     | x -> raise (Failure ("Illegal conditional expression" ))
216
217
218 (* translate_wstmt *)
219 in let rec translate_wstmt (env,str1,str2,asn_map,cc) stmt =
220   ( match stmt with
221     | Block(stmts) -> List.fold_left translate_wstmt (env,str1,str2,asn_map,cc) (List.rev
222       stmts)
223     | Expr(ex) -> let (e, ex_t, ex_s) = ex
224       in let s1,s2,_,_ = weval e env asn_map cc in (env, (str1 ^ s1), (str2 ^ s2),
225       asn_map, cc)
226     | If(e,if_stmt,else_stmt) ->
227       (*Check there is no POS*)
228       let _ = (match if_stmt with
229         | Block(sl) -> let chk_if_pos = (function
230           | Pos(_) -> raise (Error("Pos inside if
231             statement")))
232           | _ -> "")
233           in let _ = (List.map chk_if_pos sl) in ""
234         | Pos(_) -> raise (Error("Pos inside if statement"))
235         | _ -> "")

```

```

214     in let _ = (match else_stmt with
215         Block(sl) -> let chk_if_pos = (function
216             Pos(_) -> raise (Error("Pos inside if
217             statement")))
218             | _ -> ""))
219             in let _ = (List.map chk_if_pos sl) in ""
220             | Pos(_) -> raise (Error("Pos inside if statement"))
221             | _ -> "")
222             in let s1,s2,_,_ = wcondeval e env asn_map cc
223             in let _,if_block1,if_block2,asn_map,_ = translate_wstmt (env,"","","",asn_map,cc) if_stmt
224             in let _,else_block1,else_block2,asn_map,_ = translate_wstmt (env,"","","",asn_map,cc)
225             else_stmt
226             in (env, (str1^"\t\tif (" ^ s1 ^ ") then \n" ^ if_block1 ^ "\n\t\telse\n" ^ else_block1
227             ^ "\t\tend if;\n"),
228             (str2^"\t\tif (" ^ s2 ^ ") then \n" ^ if_block2 ^ "\n\t\telse\n" ^ else_block2
229             ^ "\t\tend if;\n"), asn_map,cc)
230             | Switch ( e, c_list ) ->
231                 ( match c_list with
232                     [] -> env, "", "",asn_map,cc
233                     | hd::tl ->
234                         let (el, stmt) = hd
235                             (*Check there is no POS*)
236                         in let _ = (match stmt with
237                             Block(sl) -> let chk_if_pos = (function
238                                 Pos(_) -> raise (Error("Pos inside switch
239             statement")))
240                             | _ -> ""))
241                             in let _ = (List.map chk_if_pos sl) in ""
242                             | Pos(_) -> raise (Error("Pos inside switch statement"))
243                             | _ -> "")
244                             in let s11,s12,_,_ = weval e env asn_map cc in let s21,s22,_,_ = weval el env asn_map
245                             cc
246                             in let s31 = "\t\tif (" ^ s11 ^ " = " ^ s21 ^ ") then \n"
247                             in let s32 = "\t\tif (" ^ s12 ^ " = " ^ s22 ^ ") then \n"
248                             in let _,if_block1,if_block2,asn_map,_ = translate_wstmt (env,"","","",asn_map,cc) stmt
249                             in let _,s51,s52,asn_map,_ = List.fold_left (translate_case (s11,s12))
250                             (env,"","","",asn_map,cc) tl
251                             in (env, (str1^s31 ^ if_block1 ^ s51 ^ "\t\tend if;\n"),(str2^s32 ^ if_block2 ^
252                             s52 ^ "\t\tend if;\n"),asn_map,cc ) )
253                             | x -> raise (Failure ("Illegal statement within the body of the While statement" ))
254             and translate_case (left1,left2) (env,s1,s2,asn_map,cc) (e,stmt) =
255                 (*Check there is no POS*)
256                 let _ = (match stmt with
257                     Block(sl) -> let chk_if_pos = (function
258                         Pos(_) -> raise (Error("Pos inside switch
259             statement")))
260                         | _ -> ""))
261                         in let _ = (List.map chk_if_pos sl) in ""
262                         | Pos(_) -> raise (Error("Pos inside switch statement"))
263                         | _ -> "")
264                         in ( match e with
265                             (* SAST needs to check there is atmost one default and no duplicate
266                             case expressions *)
267                             Noexpr-> translate_wstmt (env,s1 ^ "\t\telse \n", s2 ^ "\t\telse \n",asn_map,cc) stmt
268                             | x -> let right1,right2,_,asn_map = weval e env asn_map cc
269                             in translate_wstmt (env,s1 ^ "\t\telsif (" ^ left1 ^ " = " ^ right1 ^ ") then \n",
270                             s2 ^ "\t\telsif (" ^ left2 ^ " = " ^ right2 ^ ") then
271                             \n",asn_map,cc ) stmt
272                             )
273             (* end of translate_wstmt *)
274
275
276             (*Translating While loop*)
277             in let rec build_while wstr str1 str2 asn_map prev_asn_map cc = function
278                 [] -> wstr, str1, str2, asn_map, prev_asn_map, cc
279                 | (Pos(en))::tl -> (let sen1, sen2, _, _ = wcondeval en {sens_list=[]} asn_map cc
280                     (*While condition: always check the output of the loop*)
281                     in let wcs1, wcs2, _, _ = wcondeval wcond {sens_list=[]} Im.empty cc
282                     in let (_,async) = get_asn curr_asn_map
283                     in let sync = get_nc_asn curr_asn_map asn_map

```

```

274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316

```

```

317     in let ywpr = List.fold_left print_ccp1 ("") psync
318     in let ywyr1 = str1
319     in let ywyr2 = (List.fold_left print_ccp1 "") wsync) (*use str2 for the
320     other version*)
321
322     in let seqp = "process(clk,rst)\nbegin\nif rst = '0' then\n"
323     in let posedge = "elsif clk'event and clk = '1' then\n"
324     in let swc_if = "if " ^ wcs1 ^ "then\n"
325     in let sen1 = "if " ^ sen1 ^ " then\n"
326     in let swc_else = "end if;\nelse\n" (*use "end if;\nelsif " ^ wcs2 ^ " then
327     \n" for the other version*)
328     in let sen2 = "if " ^ sen2 ^ " then\n"
329     in let endp = "end if;\nend if;\nend process;\n\n"
330     in let wstr = wstr^
331 (nw^seqp^ywreset^posedge^swc_if^sen1^ywpr^ywyr1^swc_else^sen2^ywpr^ywyr2^endp)
332     in let str1 = "" in let str2 = ""
333     in let prev_asn_map =
334         let up pam asn = update_asn asn pam
335             in List.fold_left up prev_asn_map wsync
336         in let asn_map = Im.empty
337         in let cc = cc+1
338             in build_while wstr str1 str2 asn_map prev_asn_map cc tl )
339     | hd::tl -> let _,str1,str2,asn_map,cc = translate_wstmt ({sens_list=[]},str1,str2,
340     asn_map ,cc) hd
341         in build_while wstr str1 str2 asn_map prev_asn_map cc tl
342
343     in let wstr, str1, str2, asn_map, prev_asn_map, curr_cc = build_while "" "" "" Im.empty Im.empty
344     curr_cc wblock
345
346     in let (psync,_) = get_asn prev_asn_map
347     in let (sync,_) = get_asn asn_map
348         in let tmp_asn_map =
349             let up pam asn = update_asn asn pam
350                 in List.fold_left up curr_asn_map psync
351         in let curr_asn_map =
352             let up pam asn = update_asn asn pam
353                 in List.fold_left up tmp_asn_map sync
354     in {sens_list=[]},wstr,curr_asn_map,curr_cc
355
356 (*******End of while loop processing*****)
357
358
359 (* Evaluate expressions *)
360 in let rec eval e env asn_map cc= match e with
361     Num(i) -> string_of_int i, env, asn_map
362     | Id(i) -> (try let _ = (find_variable genv.scope i) (*no constants in the sensitivity list!*)
363                     in (i ^ "_r" ^ (string_of_int cc)), env, asn_map
364                     with (Error(_)) -> (i ^ "_r" ^ (string_of_int cc)), {sens_list =
365 (i^"_r"^string_of_int cc)::env.sens_list;}, asn_map )
366     | Barray(bs, _, el) -> let v1, env = match el with
367         Num(i) -> (string_of_int i), env
368         | x -> let i, env, _ = eval x env asn_map cc
369             in ("ieee.std_logic_unsigned.conv_integer(" ^ i ^ ")"), env
370             in (bs.name^"_r"^(string_of_int cc)) ^ "(" ^ v1 ^ ")",
371             {sens_list =
372 (bs.name^"_r"^string_of_int cc)::env.sens_list;}, asn_map
373             (* Using "a" rather than "a(i)" in the sensitivity list, which is fine, because the
374             list must be static *)
375     | Subbus(bs, strt, stop) -> let range =
376         if strt < stop then "(" ^ (string_of_int stop) ^ " downto " ^ (string_of_int
377         strt) ^ ")"
378         else "(" ^ (string_of_int strt) ^ " downto " ^ (string_of_int stop) ^ ")"
379         in (try let _ = (find_variable genv.scope bs.name)
380             in (bs.name ^ "_r" ^ (string_of_int cc)) ^ range, env, asn_map
381             with (Error(_)) -> (bs.name ^ "_r" ^ (string_of_int cc)) ^ range, {sens_list =
382 (bs.name^"_r"^string_of_int cc)::env.sens_list;}, asn_map )
383     | Unop(op,el) -> let v1, env, _ = eval el env asn_map cc in
384     ( match op with
385         Umin -> "(- " ^ v1 ^ ")"
386         | Not -> "(not " ^ v1 ^ ")"
387         | x -> raise (Failure ("ERROR: Invalid Unary Operator ")) ), env, asn_map

```

```

377 | Binop(e1,op,e2) ->
378   let v1, env, _ = eval e1 env asn_map cc in let v2, env, _ = eval e2 env asn_map cc
379     in let shift_v2 = to_int v2
380   in (match op with
381     Add -> ("(^v1^") ^ " + " ^ "(" ^ v2 ^ ")"))
382     Sub -> ("(^v1^") ^ " - " ^ "(" ^ v2 ^ ")")
383     Mul -> ("(^v1^") ^ " * " ^ "(" ^ v2 ^ ")")
384     Lt -> ("(^v1^") ^ " < " ^ "(" ^ v2 ^ ")")
385     Gt -> ("(^v1^") ^ " > " ^ "(" ^ v2 ^ ")")
386     Lte -> ("(^v1^") ^ " <= " ^ "(" ^ v2 ^ ")")
387     Gte -> ("(^v1^") ^ " >= " ^ "(" ^ v2 ^ ")")
388     Eq -> ("(^v1^") ^ " = " ^ "(" ^ v2 ^ ")")
389     Neq -> ("(^v1^") ^ " /= " ^ "(" ^ v2 ^ ")")
390     Or -> ("(^v1^") ^ " or " ^ "(" ^ v2 ^ ")")
391     And -> ("(^v1^") ^ " and " ^ "(" ^ v2 ^ ")")
392     Xor -> ("(^v1^") ^ " xor " ^ "(" ^ v2 ^ ")")
393     Shl -> "(to_stdlogicvector( to_bitvector(^v1^") ^ " sll " ^ "(" ^ shift_v2 ^ ") ))"
394     Shr -> "(to_stdlogicvector( to_bitvector(^v1^") ^ " srl " ^ "(" ^ shift_v2 ^ ") ))"
395   | x -> raise (Failure ("ERROR: Invalid Binary Operator ")), env, asn_map
396 | Basn(i, e1) -> let asn_map = update_asn (Basn(i,Id(i.name))) asn_map
397   in let v1, env, _ = eval e1 env asn_map cc
398   in let slv_v1 = num_to_slv v1 i.size
399     in ("\\t\\t" ^ i.name ^ "_r" ^ (string_of_int cc) ^ " <= " ^ slv_v1 ^ ";\\n" ), env, asn_map
400 | Subasn(i, strt, stop, e1) -> let asn_map = update_asn (Subasn(i, strt, stop, Id(i.name))) asn_map
401   in let v1, env, _ = eval e1 env asn_map cc
402   in let slv_v1 = num_to_slv v1 ((abs (strt - stop)+1))
403     in let range =
404       if strt < stop then "(" ^ (string_of_int stop) ^ " downto " ^ (string_of_int
405         strt) ^ ")" else
406         "(" ^ (string_of_int strt) ^ " downto " ^ (string_of_int stop) ^ ")"
407   in ("\\t\\t" ^ i.name ^ "_r" ^ (string_of_int cc) ^ range ^ " <= " ^ slv_v1 ^ ";\\n" ), env, asn_map
408 | Aasn(bs,sz,e1,e2) -> let v1, env, asn_map = match e1 with
409   Num(i) -> let am = update_asn (Aasn(bs,i,Id("constant"),Id("constant")))) asn_map
410   in (string_of_int i), env, am
411   | Id(i) -> let bus_from_var var = let (bus, _, _, _) = var in bus
412     in (try let bs_i = bus_from_var (find_variable genv.scope i)
413       in let am = update_asn (Aasn(bs, bs_i.init, Id("constant")),
414         Id("constant")))) asn_map
414   in ("ieee.std_logic_unsigned.conv_integer(" ^ i ^ "_r" ^
415     string_of_int cc ^ ")", env, am
416   with Error(_) -> let am = update_asn (Aasn(bs,sz,e1,Id
417     (bs.name))) asn_map
418     in let i, env, _ = eval e1 env am cc
419     in ("ieee.std_logic_unsigned.conv_integer(" ^
420       i ^ ")", env, am )
421   | x -> let am = update_asn (Aasn(bs,sz,x,Id(bs.name))) asn_map
422     in let i, env, _ = eval x env am cc
423     in ("ieee.std_logic_unsigned.conv_integer(" ^ i ^ ")", env, am
424   in let v2, env, _ = eval e2 env asn_map cc
425     in let slv_v2 = num_to_slv v2 bs.size
426     in ("\\t\\t" ^ bs.name ^ "_r" ^ (string_of_int cc) ^ "(<^v1^" ) " ^ " <= " ^
427       slv_v2 ^ ";\\n" ), env, asn_map
428   | x -> raise (Failure ("Expression not supported yet " ))
429
430 (*Evaluate conditional expressions*)
431 in let rec condeval e env asn_map cc= match e with
432   Num(i) -> (string_of_int i)^"/= 0 ", env, asn_map
433   | Id(i) -> (try let _ = (find_variable genv.scope i) (*no constants in the sensitivity list!*)
434     in (i ^ "_r" ^ (string_of_int cc) ^ "/= 0 "), env, asn_map
435   with (Error(_)) -> (i ^ "_r" ^ (string_of_int cc) ^ "/= 0 "), {sens_list =
436     (i ^ "_r" ^ string_of_int cc)::env.sens_list;}, asn_map )
437   | Barray(bs, _, e1) -> let v1, env = match e1 with
438     Num(i) -> (string_of_int i), env
439     | x -> let i, env, _ = eval x env asn_map cc
440       in ("ieee.std_logic_unsigned.conv_integer(" ^ i ^ ")", env

```

```

436         in (bs.name^"_r"^(string_of_int cc)) ^ "(" ^ v1 ^ ")" ^ "/= 0 ", {sens_list =
437             (bs.name^"_r"^(string_of_int cc)::env.sens_list;}, asn_map
438             (* Using "a" rather than "a(i)" in the sensitivity list, which is fine, because the
439             list must be static *)
440             | Subbus(bs, strt, stop) -> let range =
441                 if strt < stop then "(" ^ (string_of_int stop) ^ " downto " ^ (string_of_int
442                 strt) ^ ")" else
443                     "(" ^ (string_of_int strt) ^ " downto " ^ (string_of_int stop) ^ ")"
444                     in (try let _ = (find_variable genv.scope bs.name)
445                         in (bs.name ^ "_r" ^ (string_of_int cc)) ^ range ^ "/= 0 ", env, asn_map
446                         with (Error(_)) -> (bs.name ^ "_r" ^ (string_of_int cc)) ^ range ^ "/= 0 ",
447                         {sens_list = (bs.name^"_r"^(string_of_int cc)::env.sens_list;}, asn_map )
448                         | Unop(op,e1) ->
449                         ( match op with
450                           Umin -> let v1, env, _ = eval e1 env asn_map cc in "(- " ^ v1 ^ ")" ^ "/= 0 "
451                           Not -> let v1, env, _ = condeval e1 env asn_map cc in "(not " ^ v1 ^ ")"
452                           x -> raise (Failure ("ERROR: Invalid Unary Operator ")), env, asn_map
453                           Binop(e1,op,e2) ->
454                             let v1, env, _ = eval e1 env asn_map cc in let v2, env, _ = eval e2 env asn_map cc
455                               in let shift_v2 = to_int v2
456                               in (match op with
457                                 Add -> "((^v1^)" ^ " + " ^ " (^v2^))" ^ "/= 0 "
458                                 Sub -> "((^v1^)" ^ " - " ^ " (^v2^))" ^ "/= 0 "
459                                 Mul -> "((^v1^)" ^ " * " ^ " (^v2^))" ^ "/= 0 "
460                                 Lt -> "((^v1^)" ^ " < " ^ " (^v2^))"
461                                 Gt -> "((^v1^)" ^ " > " ^ " (^v2^))"
462                                 Lte -> "((^v1^)" ^ " <= " ^ " (^v2^))"
463                                 Gte -> "((^v1^)" ^ " >= " ^ " (^v2^))"
464                                 Eq -> "((^v1^)" ^ " = " ^ " (^v2^))"
465                                 Neq -> "((^v1^)" ^ " /= " ^ " (^v2^))"
466                                 Xor -> "((^v1^)" ^ " xor " ^ " (^v2^))" ^ "/= 0 "
467                                 Shl -> "(to_stdlogicvector( to_bitvector(^v1^)" ^ " sll " ^ " (^shift_v2^) ))" ^ "/=
468                                     0 "
469                                 | Shr -> "(to_stdlogicvector( to_bitvector(^v1^)" ^ " srl " ^ " (^shift_v2^) ))" ^ "/=
470                                     0 "
471                                 | Or -> let v1, env, _ = condeval e1 env asn_map cc in let v2, env, _ = condeval e2 env
472                                   asn_map cc
473                                   in "((^v1^)" ^ " or " ^ " (^v2^))"
474                                 | And -> let v1, env, _ = condeval e1 env asn_map cc in let v2, env, _ = condeval e2 env
475                                   asn_map cc
476                                   in "((^v1^)" ^ " and " ^ " (^v2^))"
477                                 | x -> raise (Failure ("ERROR: Invalid Binary Operator ")), env, asn_map
478                               | x -> raise (Failure ("Illegal conditional expression" ))
479
480 (* translate_Stmt *)
481 in let rec translate_stmt (env,str,asn_map,cc) stmt =
482   ( match stmt with
483     Block(stmts) -> List.fold_left translate_stmt (env,str,asn_map,cc) (List.rev stmts)
484     | Expr(ex) -> let (e, ex_t, ex_s) = ex
485       in let s,env,asn_map = eval e env asn_map cc in (env, (str ^ s), asn_map, cc)
486     | If(e,if_stmt,else_stmt) ->
487       (*Check there is no POS*)
488       let _ = (match if_stmt with
489         Block(sl) -> let chk_if_pos = (function
490           Pos(_) -> raise (Error("Pos inside if
491             statement")))
492             | _ -> "")
493             in let _ = (List.map chk_if_pos sl) in ""
494             | Pos(_) -> raise (Error("Pos inside if statement"))
495             | _ -> "")
496           in let _ = (match else_stmt with
497             Block(sl) -> let chk_if_pos = (function
498               Pos(_) -> raise (Error("Pos inside if
499                 statement")))
500               | _ -> "")
501               in let _ = (List.map chk_if_pos sl) in ""
502               | Pos(_) -> raise (Error("Pos inside if statement"))
503               | _ -> "")
504             in let s,env,_ = condeval e env asn_map cc

```

```

496     in let env,if_block,asn_map,_ = translate_stmt (env,"",asn_map,cc) if_stmt
497     in let env,else_block,asn_map,_ = translate_stmt (env,"",asn_map,cc) else_stmt
498     in (env, (str^"\t\tif (" ^ s ^ ") then \n" ^ if_block
499         (* the tabbing needs to be done programmatically, not manually.
500             I am assuming SAST will tell us the nesting depth *)
501             ^ "\n\t\telse\n" ^ else_block ^ "\t\tend if;\n"), asn_map,cc)
502 | Switch ( e, c_list ) ->
503     ( match c_list with
504         [] -> env,"",asn_map,cc
505         | hd::tl ->
506             (*let s,env,asn_map = eval e env asn_map
507             in *)let (e1, stmt) = hd
508                 (*Check there is no POS*)
509                 in let _ = (match stmt with
510                     Block(sl) -> let chk_if_pos = (function
511                         Pos(_) -> raise (Error("Pos inside switch
512                         statement")))
513                         | _ -> "")
514                         in let _ = (List.map chk_if_pos sl) in ""
515                         | Pos(_) -> raise (Error("Pos inside switch statement"))
516                         | _ -> "")
517             in let s1,env,_ = eval e env asn_map cc in let s2,env,_ = eval e1 env asn_map cc
518             in let s3 = "\t\tif (" ^ s1 ^ " = " ^ s2 ^ ") then \n"
519             in let env,if_block,asn_map,_ = translate_stmt (env,"",asn_map,cc) stmt
520                 in let env,s5,asn_map,_ = List.fold_left (translate_case s1) (env,"",asn_map,cc)
521                 tl
522                 in (env, (str^s3 ^ if_block ^ s5 ^ "\t\tend if;\n"),asn_map,cc ) )
523 | While(e1,s1) -> let curr_fc,sl = (match s1 with
524     Block(sl) -> let inc_fc curr_fc = (function
525         Pos(_) -> curr_fc + 1
526         | _ -> curr_fc )
527             in (List.fold_left inc_fc cc sl), sl
528             | _ -> raise (Error("While statement requires a block
529 containing at least one POS and another statement")))
530             in let rsl = List.rev sl
531             in let rsl, curr_fc = match List.hd rsl with
532                 Pos(en) -> rsl, curr_fc
533                 | _ -> (print_endline "Warning: inferred Pos(1) at the end
534                 of the while loop"); (Pos(Num(1))):rsl, curr_fc+1
535                 in let sl = List.rev rsl
536                 in translate_while e1 sl asn_map cc (curr_fc-1)
537             | Pos(en) -> let sen,_,_ = condeval en env asn_map cc
538                 in let (sync,async) = get_asn asn_map
539                 in let print_ccp1 (ap) = (function
540                     Basn(x,) -> ap ^ x.name ^ "_r" ^ (string_of_int (cc+1)) ^ " <= "
541                     x.name ^ "_r" ^ (string_of_int cc) ^ ";"\n"
542                     | Aasn(x,i,e1,) -> (match e1 with (*Either e1 is a constant or the whole
543                     array is assigned!*)
544                         Id("constant") -> ap ^ x.name ^ "_r" ^
545                         (string_of_int (cc+1)) ^ "("
546                         ^ x.name ^ "_r"
547                         ^ string_of_int i ^ ")" ^ " <="
548                         ^ (string_of_int cc) ^ "(" ^
549                         string_of_int i ^ ")" ^ " <=" ^
550                         x.name ^ "_r"
551                         | e -> ap ^ x.name ^ "_r" ^ (string_of_int (cc+1))
552                             ^ (string_of_int cc) ^ ";\" )
553             | Subasn(x,strt,stop,) -> let range =
554                 if strt < stop then "(" ^ (string_of_int stop) ^ " downto
555                     " ^ (string_of_int strt) ^ ")"
556                     else
557                         "(" ^ (string_of_int strt) ^ " downto
558                         " ^ (string_of_int stop) ^ ")"
559                         in ap ^ x.name ^ "_r" ^ (string_of_int (cc+1)) ^ range ^ " <=" ^
560                         x.name ^ "_r" ^ (string_of_int cc) ^ range ^ ";"\n"
561                         | x -> raise (Error("not an assignment"))
562                         in let print_reset (ap) = (function
563                             Basn(x,) -> ap ^ x.name ^ "_r" ^ (string_of_int (cc+1)) ^ " <=
564                             ieee.std_logic_arith.conv_std_logic_vector(
565                                 ^ string_of_int (x.init) ^ "," ^ string_of_int (x.size) ^
566                                 ");\" )

```

```

551           | Aasn(x,i,e1,_) -> (*Either e1 is a constant or the whole
552             array is assigned!*)
553             (string_of_int (cc+1)) ^ "("
554               ieee.std_logic_arith.conv_std_logic_vector(
555                 string_of_int (x.size) ^ ");\n"
556               | e -> ap ^ x.name ^ "_r" ^ string_of_int i ^ ")" ^ "<="
557               | Subasn(x,strt,stop,_) -> let range =
558                 if strt < stop then "(" ^ (string_of_int (cc+1))
559                   ^ string_of_int (x.init) ^ "," ^ string_of_int (x.size) ^ ")"
560                   | Subasn(x,strt,stop,_) -> ap ^ x.name ^ "_r" ^ (string_of_int (cc+1))
561                     ^ string_of_int (x.init) ^ "," ^ string_of_int ((abs
562 (strt-stop))+1) ^ ");\n"
563                     | x -> raise (Error("not an assignment"))
564
565           in let nr = List.fold_left print_ccpl ("--Pos--\n") async
566           in let reset = List.fold_left print_reset ("") sync
567           in let yr = List.fold_left print_ccpl ("") sync
568           in let seqp = "process(clk,rst)\nbegin\nif rst = '0' then\n"
569           in let posedge = "elsif clk'event and clk = '1' then\n"
570           in let sen = "if " ^ sen ^ " then\n"
571           in let endp = "end if;\nend if;\nend process;\n\n"
572           in env,(nr^seqp^reset^posedge^sen^yr^endp),asn_map,(cc+1)
573
574           | Call(fdecl, out_list, in_list ) ->
575             (* start of f *)
576             let f (s,l,am) b =
577               let bus_from_var var = let (bus, _,_,_,_) = var in bus
578                 (*using the field "size" in Barray(_,_size,_) to identify which bus in the vector is
579                 assigned*)
580                 in let actual_barray am bs = function
581                   Num(i) -> let am = update_asn (Aasn(bs, i, Id("constant"), Id
582 ("constant")))) am
583                     in (string_of_int i), am
584                     | Id(i) -> (try let bs_i = bus_from_var (find_variable genv.scope i)
585                       in let am = update_asn (Aasn(bs, bs_i.init, Id("constant"),
586 Id("constant")))) am
587                     in ("ieee.std_logic_unsigned.conv_integer(" ^ i ^ "_r" ^
588 (string_of_int cc) ^ ")"), am
589                     with Error(_) -> raise (Failure("Function Call to " ^ fdecl.fid
590 ^ ": actual " ^ bs.name ^ " is not static"))
591                     | x -> raise (Failure("Function Call to " ^ fdecl.fid ^ ": illegal actual
592                     assignment"))
593                     in
594                     let s1, asn_map = (match (List.hd l) with
595                       Num(v) -> let s = num_to_slv (string_of_int v) b.size in s,am
596                       | Id(i) -> let bs_i = bus_from_var (find_variable cloc.scope i)
597                         in let am = update_asn (Basn(bs_i, Id("port map")))) am (*I don't care about
598                     the expr_detail in the assignment*)
599                     in i ^ "_r" ^ (string_of_int cc), am
600                     | Barray(bs, _, e1) -> let v1,am = actual_barray am bs e1
601                       in bs.name ^ "_r" ^ (string_of_int cc) ^ "(" ^ v1 ^ ", am
602                     | Subbus(bs, strt, stop) -> let range =
603                       if strt < stop then "(" ^ (string_of_int stop) ^ " downto " ^ (string_of_int
604 (strt) ^ ")"
605                       | x -> raise (Failure ("Function Call to " ^ fdecl.fid ^ ": In/Output port mapping must
606 use pre-existing variables " ))
607                       in s^",\n\t\t" ^ b.name ^ " => " ^ s1 , (List.tl l) , asn_map (* end of f *)

```

```

602         (* When a function uses the same component multiple times, it needs to use unique labels
603            to describe the
604            separate instantiations. One way to do this is to append a string that is a function of
605            the head of the
606            output_list. The output_list is guaranteed to be non-empty, SAST should also guarantee
607            that the same output
608            variable does not get used in two different calls as outputs. *)
609         in let array_label = function
610             Num(i) -> string_of_int i
611             | Id(i) -> i
612             | x -> raise (Failure("Function Call to " ^ fdecl.fid ^ ": illegal actual
613 assignment"))
614         in let label = match (List.hd out_list) with
615             Id(i) -> i
616             | Barray(bs, _, el) -> (bs.name) ^ (array_label el)
617             | Subbus(bs, strt, stop) -> bs.name ^ "_" ^ (string_of_int strt) ^ "_" ^ (string_of_int
618 stop)
619             | x-> raise (Failure ("In/Output port mapping must use pre-existing variables " ))
620         in let s = str ^ fdecl.fid ^ "_" ^ label ^ ":" ^ fdecl.fid ^ " port map (\n\t\tclk =>
621 clk,\n\t\trst => rst"
622
623         in let s,_,_ = List.fold_left f (s,(List.rev in_list),asn_map) fdecl.pin
624         in let s,_,asn_map = List.fold_left f (s,(List.rev out_list),asn_map) fdecl.pout
625         in ({sens_list=env.sens_list;}, s ^ ");\n\n",asn_map,cc) )
626     and translate_case left (env,s,asn_map,cc) (e,stmt) =
627         (*Check there is no POS*)
628         let _ = (match stmt with
629             Block(sl) -> let chk_if_pos = (function
630                             Pos(_) -> raise (Error("Pos inside switch
631 statement")))
632                             | _ -> ""))
633             in let _ = (List.map chk_if_pos sl) in ""
634             | Pos(_) -> raise (Error("Pos inside switch statement"))
635             | _ -> "")
636         in ( match e with
637             (* SAST needs to check there is atmost one default and no duplicate
638 case expressions *)
639             Noexpr-> translate_stmt (env,s ^ "\t\telse \n",asn_map,cc) stmt
640             | x -> let right,env,asn_map = eval e env asn_map cc
641             in translate_stmt (env,s ^ "\t\telsif (" ^ left ^ " = " ^ right ^ ") then \n",asn_map,cc )
642             stmt
643             )
644     (* end of translate_stmt *)
645
646
647     in let print_process prev (env,s) =
648         let l = uniq env.sens_list in
649         ( match l with [] -> prev ^ s (* Don't make this a process if nothing in the sensitivity
650 list, affects Call() and consts *)
651             | x -> let ss = delim_sprt ", " l
652             in prev ^ "\n\tprocess (" ^ ss ^ ")\n\tbegin\n" ^ s ^ "\n\tend process;\n
653 \n" )
654
655     in let body cobj asn_map=
656         let empty_env = {sens_list=[];}
657         in let rec hsa l asn_map cc= function
658             [] -> (List.rev l), asn_map, cc
659             | hd::tl -> let (ts_env, ts_str,new_asn_map, new_cc) = (translate_stmt
660 (empty_env,"",asn_map,cc) hd)
661                 in let new_l = (ts_env,ts_str)::l
662                     in hsa new_l new_asn_map new_cc tl
663             in let (stmt_attr, full_asn_map, fc) = hsa []
664                 asn_map @ cobj.fbod
665             (*un-comment the three lines below to print out the list of assigned variables*)
666             (*in let _ = print_endline ("function "^cname^";")
667             in let _ = print_endline ("final clock :"^(string_of_int fc))
668             in let _ = print_asn_map full_asn_map*)
669             in let s = List.fold_left print_process "" stmt_attr
670             in s, fc
671
672     in let arch cname cobj = (*arch *)

```

```

661 (* Add input ports to assignment map *)
662 let pin_asn = List.map (fun b -> Basn(b,Id(b.name))) cobj.pin
663 in let asn_map =
664   let rec ha0 asn0 = function
665     [] -> asn0;
666     | hd::tl -> let new_asn0 = update_asn hd asn0
667       in ha0 new_asn0 tl
668   in ha0 Im.empty pin_asn
669
670 (* body takes Function objetc, assignment map at clock 0 and returns the body string and the final
clock*)
671 in let behavior, fc = body cobj asn_map
672 (* need to print out the locals before begin *)
673
674 (* print out component list *)
675 in let comp_decl s fdecl =
676   let s1 = port_gen fdecl.fid fdecl
677   in s ^ "component " ^ fdecl.fid ^ "\nport (\n" ^
678     "\tclk : in std_logic;\n\trst : in std_logic;\n" ^ s1 ^ ");\nend component;\n\n"
679   (* if same component is used twice, we just print them once, hence the call to uniq_calls
*)
680 in let cl_s = List.fold_left comp_decl "" (uniq_calls cobj.fcalls)
681
682
683 in let rec print_bus bs ss = function
684   0 -> "signal " ^ bs.name ^ "_r0" ^ ss ^ " : std_logic_vector(" ^ (string_of_int
685 (bs.size-1))
686   ^ " downto 0) := ieee.std_logic_arith.conv_std_logic_vector(" ^ string_of_int
687 (bs.init)
688   ^ "," ^ string_of_int (bs.size) ^ ");\n"
689   | x -> print_bus bs (ss ^ ",", " ^ bs.name ^ "_r" ^ string_of_int x) (x-1)
690 in let rec print_const bs ss = function
691   0 -> "constant " ^ bs.name ^ "_r0" ^ ss ^ " : std_logic_vector(" ^ (string_of_int
692 (bs.size-1))
693   ^ " downto 0) := ieee.std_logic_arith.conv_std_logic_vector(" ^ string_of_int
694 (bs.init)
695   ^ "," ^ string_of_int (bs.size) ^ ");\n"
696   | x -> print_const bs (ss ^ ",", " ^ bs.name ^ "_r" ^ string_of_int x) (x-1)
697 in let rec print_array bs ss = function
698   0 -> "signal " ^ bs.name ^ "_r0" ^ ss ^ " : " ^ bs.name
699   ^ "_type := (others => ieee.std_logic_arith.conv_std_logic_vector("
700   ^ string_of_int (bs.init) ^ "," ^ string_of_int (bs.size) ^ "));\n"
701   | x -> print_array bs (ss ^ ",", " ^ bs.name ^ "_r" ^ string_of_int x) (x-1)
702
703 in let print_signals ss var =
704   let (bs, sz, tp, _, _) = var
705   in let ps = (match tp with
706     | Bus -> ss ^ (print_bus bs ""))
707     | Const -> ss ^ (print_const bs "")
708     (*!!PREVENT THE USER TO CALL AN ARRAY <ID>_TYPE. Maybe we want to remove '_' from
709      ID regular expression*)
710     | Array -> let s_type = "type " ^ bs.name ^ "_type is array (0 to " ^ string_of_int
711 (sz-1) ^ ") of std_logic_vector("
712       ^ string_of_int (bs.size-1) ^ " downto 0);\n"
713       in ss ^ s_type ^ (print_array bs "")
714     | _ -> raise (Failure("There's something wrong with the type symbol table!"))
715   )
716   in ps
717
718 in let const_list = (genv.scope).variables
719 in let bus_list = ((cobj.floc).scope).variables
720 in let c_sgnls = List.fold_left print_signals "" const_list
721 in let b_sgnls = List.fold_left print_signals "" bus_list
722 in let sgnls = c_sgnls^b_sgnls
723
724 in let print_inasn ss ibus = ss ^ ibus.name ^ "_r0 <= " ^ ibus.name ^ ";"^"\n"
725 in let print_outasn ss obus = ss ^ obus.name ^ "_r0 <= " ^ obus.name ^ "_r" ^ (string_of_int
726 fc) ^ ";"^"\n"
727 in let inasn = List.fold_left print_inasn "" (cobj.pin)
728 in let outasn = List.fold_left print_outasn "" (cobj.pout)

```

```

722
723     in "architecture e_" ^ cname ^ " of " ^ cname ^ " is \n\n" ^ cl_s ^"\n\n" ^ sgnls ^"\n\nbegin\n"
724     ^ inasn ^ outasn ^ "\n" ^ behavior
725     ^ "\n\nend e_" ^ cname ^ ";"\n\n"
726
727     in let s = libraries ^ (entity cname cobj) ^ (arch cname cobj)
728     in CompMap.add cname s components
729     in let components = StringMap.fold create_component ftable CompMap.empty
730     in components
731
732     let print_programs outfile components =
733         let s = CompMap.fold ( fun k d s -> s ^ d ) components ""
734         in let out_channel = open_out outfile
735         in output_string out_channel s
736
737
738     let _ =
739     let usage = "Usage : ehdl [-o outfile] infile1 infile2 ...\\n" in
740     let _ = if Array.length Sys.argv < 2 then raise (ErrorS ("input files not provided!" ^ usage) ) in
741     let j = if Sys.argv.(1) = "-o" then 3 else 1 in
742     let outfile =
743         (if Sys.argv.(1) = "-o" then
744             if ( Array.length Sys.argv < 4 ) then raise (ErrorS ("-o should follow an outfile and one
745             or more infiles! \\n" ^ usage ^ "\\n") )
746             else Sys.argv.(2)
747             else "main.vhd") in
748     let temp_file = "temp.txt" in
749     let temp_out = open_out temp_file in
750     let _ =
751     for i = j to Array.length Sys.argv - 1 do
752         let in_channel =
753             try
754                 open_in Sys.argv.(i)
755             with e -> raise(ErrorS ("Failed to open " ^ Sys.argv.(i)))
756             in
757                 let rec readfile infile =
758                     try let line = input_line infile in line ^ "\\n" ^ (readfile infile)
759                     with End_of_file -> "" in
760                     output_string temp_out ((readfile in_channel) ^ "\\n\\n")
761             done in
762             let _ = close_out temp_out in
763             let in_channel = open_in temp_file in
764             let lexbuf = Lexing.from_channel in_channel in
765             let program = Parser.program Scanner.token lexbuf in
766             let _ = print_programs outfile ( translate (fst program , snd program) ) ) in
767             Printf.printf "Find the output in %s ...\\n" outfile

```