Using the SDRAM Memory on Altera’s DE2 Board

This tutorial explains how the SDRAM chip on Altera’s DE2 Development and Education board can be used with a Nios II system implemented by using the Altera SOPC Builder. The discussion is based on the assumption that the reader has access to a DE2 board and is familiar with the material in the tutorial Introduction to the Altera SOPC Builder.

The screen captures in the tutorial were obtained using the Quartus II version 5.1; if other versions of the software are used, some of the images may be slightly different.

Contents:
Example Nios II System
The SDRAM Interface
Using the SOPC Builder to Generate the Nios II System
Integration of the Nios II System into the Quartus II Project
Using a Phase-Locked Loop
The introductory tutorial *Introduction to the Altera SOPC Builder* explains how the memory in the Cyclone II FPGA chip can be used in the context of a simple Nios II system. For practical applications it is necessary to have a much larger memory. The Altera DE2 board contains an SDRAM chip that can store 8 Mbytes of data. This memory is organized as 1M x 16 bits x 4 banks. The SDRAM chip requires careful timing control. To provide access to the SDRAM chip, the SOPC Builder implements an *SDRAM Controller* circuit. This circuit generates the signals needed to deal with the SDRAM chip.

### 1 Example Nios II System

As an illustrative example, we will add the SDRAM to the Nios II system described in the *Introduction to the Altera SOPC Builder* tutorial. Figure 1 gives the block diagram of our example system.

The system realizes a trivial task. Eight toggle switches on the DE2 board, SW7 – 0, are used to turn on or off the eight green LEDs, LEDG7 – 0. The switches are connected to the Nios II system by means of a parallel I/O interface.
The introductory tutorial showed how we can use the SOPC Builder to design the hardware needed to implement this task, assuming that the application program which reads the state of the toggle switches and sets the green LEDs accordingly is loaded into a memory block in the FPGA chip. In this tutorial, we will explain how the SDRAM chip on the DE2 board can be included in the system in Figure 1, so that our application program can be run from the SDRAM rather than from the on-chip memory.

Doing this tutorial, the reader will learn about:

- Using the SOPC Builder to include an SDRAM interface for a Nios II-based system
- Timing issues with respect to the SDRAM on the DE2 board
- Using a phase-locked loop (PLL) to control the clock timing

## 2 The SDRAM Interface

The SDRAM chip on the DE2 board has the capacity of 64 Mbits (8 Mbytes). It is organized as 1M x 16 bits x 4 banks. The signals needed to communicate with this chip are shown in Figure 2. All of the signals, except the clock, can be provided by the SDRAM Controller that can be generated by using the SOPC Builder. The clock signal is provided separately. It has to meet the clock-skew requirements as explained in section 5. Note that some signals are active low, which is denoted by the suffix N.

![Figure 2. The SDRAM signals.](image-url)
3 Using the SOPC Builder to Generate the Nios II System

Our starting point will be the Nios II system discussed in the Introduction to the Altera SOPC Builder tutorial, which we implemented in a project called lights. We specified the system shown in Figure 3.

Figure 3. The Nios II system defined in the introductory tutorial.

If you saved the lights project, then open this project in the Quartus II software and then open the SOPC Builder. Otherwise, you need to create and implement the project, as explained in the introductory tutorial, to obtain the system shown in the figure.

To add the SDRAM, in the window of Figure 3 select Avalon Components > Memory > SDRAM Controller and click Add. A window depicted in Figure 4 appears. Set the Data Width parameter to 16 bits and leave the default values for the rest. Since we will not simulate the system in this tutorial, do not select the option Include a functional memory model in the system testbench. Click Finish. Now, in the window of Figure 3, there will be an sdram_0 module added to the design. Since there is only one SDRAM on the DE2 board, change the name of this module to simply sdram. Then, the expanded system is defined as indicated in Figure 5. Observe that the SOPC Builder assigned the base address 0x00800000 to the SDRAM. Leave the addresses of all modules as assigned in the figure and regenerate the system.
The augmented Verilog module generated by the SOPC Builder is in the file `nios_system.v` in the directory of the project. Figure 6 depicts the portion of the code that defines the input and output signals for the module `nios_system`. As in our initial system that we developed in the introductory tutorial, the 8-bit vector that is the input to the parallel port `switches` is called `in_port_to_the_switches`. The 8-bit output vector is called `out_port_from_the_LEDS`. The clock and reset signals are called `clk` and `reset_n`, respectively. A new module, called `sdram`, is included. It involves the signals indicated in Figure 2. For example, the address lines are referred to as the output vector `zs_addr_from_the_sdram[11:0]`. The data lines are referred to as the inout vector `zs_dq_to_and_from_the_sdram[15:0]`. This is a vector of the inout type because the data lines are bidirectional.
4 Integration of the Nios II System into the Quartus II Project

Now, we have to instantiate the expanded Nios II system in the top-level Verilog module, as we have done in the tutorial *Introduction to the Altera SOPC Builder*. The module is named *lights*, because this is the name of the top-level design entity in our Quartus II project.

A first attempt at creating the new module is presented in Figure 7. The input and output ports of the module use the pin names for the 50-MHz clock, *CLOCK_50*, pushbutton switches, *KEY*, toggle switches, *SW*, and green LEDs, *LEDG*, as used in our original design. They also use the pin names *DRAM_CLK*, *DRAM_CKE_N*, *DRAM_ADDR*, *DRAM_BA_1*, *DRAM_BA_0*, *DRAM_CS_N*, *DRAM_CAS_N*, *DRAM_RAS_N*, *DRAM_WE_N*, *DRAM_DQ*, *DRAM_UDQM*, and *DRAM_LDQM*, which correspond to the SDRAM signals indicated in Figure 2.

All of these names are those specified in the DE2 User Manual, which allows us to make the pin assignments by importing them from the file called *DE2_pin_assignments.csv* in the directory *DE2_tutorials\design_files*, which is included on the CD-ROM that accompanies the DE2 board and can also be found on Altera’s DE2 web pages.

Observe that the two *Bank Address* signals are treated by the SOPC Builder as a two-bit vector called *zs_ba_from_the_sdram[1:0]*, as seen in Figure 6. However, in the *DE2_pin_assignments.csv* file these signals are given as scalars *DRAM_BA_1* and *DRAM_BA_0*. Therefore, in our Verilog module, we concatenated these signals as {*DRAM_BA_1*, *DRAM_BA_0*}. Similarly, the vector *zs_dqm_from_the_sdram[1:0]* corresponds to {*DRAM_UDQM*, *DRAM_LDQM*}.

Finally, note that we tried an obvious approach of using the 50-MHz system clock, *CLOCK_50*, as the clock signal, *DRAM_CLK*, for the SDRAM chip. This is specified by the *assign* statement in the code. This approach leads to a potential timing problem caused by the clock skew on the DE2 board, which can be fixed as explained in section 5.
// Implements the augmented Nios II system for the DE2 board.
// Inputs:  SW7−0 are parallel port inputs to the Nios II system.
// CLOCK_50 is the system clock.
// KEY0 is the active-low system reset.
// Outputs: LEDG7−0 are parallel port outputs from the Nios II system.
// SDRAM ports correspond to the signals in Figure 2; their names are those
// used in the DE2 User Manual.

module lights (SW, KEY, CLOCK_50, LEDG, DRAM_CLK, DRAM_CKE_N,
              DRAM_ADDR, DRAM_BA_1, DRAM_BA_0, DRAM_CS_N, DRAM_CAS_N, DRAM_RAS_N,
              DRAM_WE_N, DRAM_DQ, DRAM_UDQM, DRAM_LDQM);

input [7:0] SW;
inout [15:0] DRAM_DQ;
inout [10:0] DRAM_ADDR;
input [0:0] KEY;
input CLOCK_50;
output [7:0] LEDG;
output [11:0] DRAM_BA_1, DRAM_BA_0, DRAM_CAS_N, DRAM_RAS_N, DRAM_CLK;
output DRAM_CKE, DRAM_CS_N, DRAM_WE_N, DRAM_UDQM, DRAM_LDQM;

// Instantiate the Nios II system module generated by the SOPC Builder
nios_system NiosII (CLOCK_50,
                     KEY[0],
                     LEDG,
                     SW,
                     DRAM_ADDR,
                     {DRAM_BA_1, DRAM_BA_0},
                     DRAM_CAS_N,
                     DRAM_CKE,
                     DRAM_CS_N,
                     DRAM_DQ,
                     {DRAM_UDQM, DRAM_LDQM},
                     DRAM_RAS_N,
                     DRAM_WE_N);
assign DRAM_CLK = CLOCK_50;

endmodule

Figure 7. A first attempt at instantiating the expanded Nios II system.

As an experiment, you can enter the code in Figure 7 into a file called lights.v. Add this file and all the *.v files produced by the SOPC Builder to your Quartus II project. Compile the code and download the design into the Cyclone II FPGA on the DE2 board. Use the application program from the tutorial Introduction to the Altera SOPC Builder, which is shown in Figure 8.
.include "nios_macros.s"

.equ Switches, 0x00001800
.equ LEDs, 0x00001810

GFUNC _start

        movia r2, Switches
        movia r3, LEDs
        loop: ldbio r4, 0(r2)
               stbio r4, 0(r3)
               br loop

BREACK

Figure 8. Assembly language code to control the lights.

Use the Nios II Debug Client, which is described in the tutorial *Nios II Debug Client*, to assemble, download, and run this application program. If successful, the lights on the DE2 board will respond to the operation of the toggle switches.

Due to the clock skew problem mentioned above, the Nios II processor may be unable to properly access the SDRAM chip. A possible indication of this may be given by the Nios II Debug Client, which may display the message depicted in Figure 9. To solve the problem, it is necessary to modify the design as indicated in the next section.

![Figure 9. An error message.](image-url)
5 Using a Phase-Locked Loop

The clock skew depends on physical characteristics of the DE2 board. For proper operation of the SDRAM chip, it is necessary that its clock signal, \texttt{DRAM_CLK}, leads the Nios II system clock, \texttt{CLOCK_50}, by 3 nanoseconds. This can be accomplished by using a phase-locked loop (PLL) circuit. There exists a Quartus II Megafunction, called \texttt{ALTPLL}, which can be used to generate the desired circuit. The circuit can be created, by using the Quartus II MegaWizard Plug-In Manager, as follows:

1. Select Tools > MegaWizard Plug-In Manager. This leads to the window in Figure 10. Choose the action Create a new custom megafunction variation and click Next.

![Figure 10. The MegaWizard.](image)

2. In the window in Figure 11, specify that Cyclone II is the device family used and that the circuit should be defined in Verilog HDL. Also, specify that the generated output (Verilog) file should be called \texttt{sdram_pll.v}. From the list of megafunctions in the left box select I/O > ALTPLL. Click Next.

![Figure 11. Select the megafunction and name the output file.](image)
3. In Figure 12, specify that the frequency of the inclock0 input is 50 MHz. Leave the other parameters as given by default. Click Next to reach the window in Figure 13.

Figure 12. Define the clock frequency.

Figure 13. Remove unnecessary signals.
4. We are interested only in the input signal \textit{inlock0} and the output signal \textit{c0}. Remove the other two signals shown in the block diagram in the figure by de-selecting the optional input \textit{areset} as well as the \textit{locked} output, as indicated in the figure. Click \textbf{Next} on this page as well as on page 5, until you reach page 6 which is shown in Figure 14.

![Image of MegaWizard Plug-In Manager - ALPLL](image)

**Figure 14.** Specify the phase shift.

5. The shifted clock signal is called \textit{c0}. Specify that a phase shift of \(-3\) ns is required, as indicated in the figure. Click \textbf{Finish}, which advances to page 9.

6. In the summary window in Figure 15 click \textbf{Finish} to complete the process.
The desired PLL circuit is now defined as a Verilog module in the file `sdram_pll.v`, which is placed in the project directory. Add this file to the `lights` project. Figure 16 shows the module ports, consisting of signals `inclk0` and `c0`.

Next, we have to fix the top-level Verilog module, given in Figure 7, to include the PLL circuit. The desired code is shown in Figure 17. The PLL circuit connects the shifted clock output `c0` to the pin `DRAM_CLK`. 

Figure 15. The summary page.

Figure 16. The generated PLL module.
// Implements the augmented Nios II system for the DE2 board.
// Inputs: SW7−0 are parallel port inputs to the Nios II system.
// CLOCK_50 is the system clock.
// KEY0 is the active-low system reset.
// Outputs: LEDG7−0 are parallel port outputs from the Nios II system.
// SDRAM ports correspond to the signals in Figure 2; their names are those
// used in the DE2 User Manual.
module lights (SW , KEY , CLOCK_50, LEDG, DRAM_CLK, DRAM_CKE_N,
      DRAM_ADDR, DRAM_BA_1, DRAM_BA_0, DRAM_CS_N, DRAM_CAS_N, DRAM_RAS_N,
      DRAM_WE_N, DRAM_DQ, DRAM_UDQM, DRAM_LDQM);
  input [7:0] SW;
  input [0:0] KEY;
  input CLOCK_50;
  output [7:0] LEDG;
  output [11:0] DRAM_ADDR;
  output DRAM_BA_1, DRAM_BA_0, DRAM_CS_N, DRAM_RAS_N, DRAM_CLK;
  output DRAM_CKE, DRAM_CS_N, DRAM_WE_N, DRAM_UDQM, DRAM_LDQM;
  inout [15:0] DRAM_DQ;

// Instantiate the Nios II system module generated by the SOPC Builder
  nios_system NiosII (CLOCK_50,
    KEY[0],
    LEDG,
    SW,
    DRAM_ADDR,
    {DRAM_BA_1, DRAM_BA_0},
    DRAM_CAS_N,
    DRAM_CKE,
    DRAM_CS_N,
    DRAM_DQ,
    {DRAM_UDQM, DRAM_LDQM},
    DRAM_RAS_N,
    DRAM_WE_N);

// Instantiate the module sdram_pll (inclk0, c0)
  sdram_pll neg_3ns (CLOCK_50, DRAM_CLK);
endmodule

Figure 17. Proper instantiation of the expanded Nios II system.

Compile the code and download the design into the Cyclone II FPGA on the DE2 board. Use the application
program in Figure 8 to test the circuit.