CSEE W4840 Embedded System Design Lab 3

Stephen A. Edwards

Due February 15, 2007 (Incomplete Draft!)

Abstract

Use Quartus and SOPC builder to create one of three mixed hardware/software designs: an FM sound synthesizer, a bouncing video ball, or an image convolver that uses a 3×3 kernel.

1 Introduction

This lab is about combining your own hardware and software components. You have a choice of implementing one of three "canned" designs that we started for you: an FM sound synthesizer that generates pleasing-sounding notes under keyboard control, a bouncing video ball in which software controls the trajectory of a square on the screen displayed by custom video hardware, or a image convolver that uses FPGA hardware to accelerate a 3×3 convolution kernel such as a blur or edge finder.

First, follow the instructions in Section 2 to gain some practice building a simple system using SOPC Builder. Then, choose one of the three projects described in Sections 3, 4, and 5.

2 Building a Nios II System with SOPC Builder

SOPC Builder is an Altera-supplied program for quickly assembling Nios II-based processor systems. It effectively writes VHDL for you.

The tutorial below explains how to make a simple "bouncing ball" LED display using SOPC Builder. Go though this tutorial first to see how the tools work, then start working on one of the three designs.

2.1 Quartus, part 1

Create a new directory (e.g., "lab3"), *cd* into it, and start *quartus*.

Select File→New Project Wizard.

In the new project wizard dialog, select the directory (e.g., "lab3") you just created. Name the project something like "lab3." The two names do not have to match, but only use letters, digits, and underscores in the project name. See Figure 1.

Don't add any files to the project yet.

For for the device, select the "Cyclone II" family and the "EP2C35F672C6" chip. See Figure 2.

Click "Finish" to create the project.

2.2 SOPC Builder

Inside Quartus, select Tools \rightarrow SOPC Builder. This will probably ask you to start creating an SOPC builder system (if not, select File \rightarrow New System). Name it differently than the project, e.g., "nios_system," and select VHDL as the language. See Figure 3.

You should now be at the SOPC Builder main window (Figure 4). Make sure the Device Family is set to Cyclone II and

9	New Project Wizard: Directory, Name, Top-Level Entity [page 1 of 5]]
	What is the working directory for this project?	I
	/home/sedwards/cvs/classes/2007/4840/lab3	
	What is the name of this project?	
	lab3	
	What is the name of the top-level design entity for this project? This name is case sensitive and must exactly match the entity name in the design file.	
	lab3	
	<u>U</u> se Existing Project Settings	
	< Back Next > Finish Cancel	

Figure 1: Naming a new Quartus project

Eamily: Cyclone II Target device C Auto device selecter C Specific device select		ole devices'	list	Package: Pin <u>c</u> ount: Speed grade Core voltage	
Available <u>d</u> evices: Name	LEs	Memor	Embed	PLL [1
EP2C20F484I8	18752	239616	52	4	 L
EP2C20Q240C8	18752	239616	52	4	
EP2C35F484C6	33216	483840	70	4	
EP2C35F484C7	33216	483840	70	4	
EP2C35F484C8	33216	483840	70	4	1
EP2C35F484I8	33216	483840	70	4	 1
EP2C35F672C6	33216	483840	70	4	
EP2C35F672C7	33216	483840	70	4	
EP2C35F672C8	33216	483840 400040	70 70	4	1
- Companion device	-lardCopy II d		ves:		

Figure 2: Selecting the device in Quartus

	Create New System	×
Syste	m Name: nios_system	
_ Ta	rget HDL	
	O Verilog	
l	<u>C</u> ancel <u>O</u> K	

Figure 3: Naming a new system in SOPC Builder

ile Module System View To System Contents System Genera		Help					
Atera SOPC Bulder Create New Component Avalon Components Nos I Processor - Atera Co Bridges Communication		arget Board: Unspecified Boar Device Family: Cyclone II	_	Clock clk click to add.	Source External	MHz 50.0	Pipeline
b 05° 01° 01° 01° 01° 01° 01° 01° 01	Use	Module Name	Description		Input C	Base	End
All Available Components D O Add Check			Move Up	Nove Down]		
) Done checking for updates.							

Figure 4: The SOPC Builder main window. Available components are listed on the left.

that there is a single external 50 MHz clock listed. "Unspecified Board" is correct.

Add the processor by opening Avalon Components and double-clicking "Nios II Processor—Altera Corporation." This should bring up the Nios II dialog in Figure 5. Select the Nios II/e, the smallest of the three and click "Finish." You don't need to adjust the other parameters.

At this point (Figure 6), you have a single processor with a JTAG debug module connected to it. By itself, this is useless because it has no memory.

We will use the off-chip 512K SRAM by creating a new component (peripheral) that does the nearly-trivial translation from the protocol spoken by the Avalon bus (i.e., that is connected to the Nios II) to that for the SRAM.

First, you need a VHDL file for the component called de2_sram_controller.vhd. Its contents are shown in Figure 7.

This does almost nothing: it connects and inverts the various Avalon signals (named avs_s1_...) for the SRAM chip and controls the tri-state output drivers by indicating the SRAM_DQ bus should only be driven when the Avalon *write* signal is asserted.

Create a new SOPC Builder component by selecting File \rightarrow New Component. Under HDL Files, select this .vhd file. Once the filename stops flashing green (it is being checked), the dialog should indicate "de2_sram_controller" is the top-level module (Figure 8).

Nios II Caches & Tightly Coupled Memories		Advanced Features	JTAG Debug Mod	g Module Custom Instruction		
ore:						
	⊙Nios II/e	ONios II/s	ONI	os II/f		
		Branch Predictio Hardware Multi	ne Instru on Brancl ply Hardw e Hardw Barre Data	t ction Cache n Prediction nare Multiply arae Divide I Shifter Cache mic Branch Prediction		
		Up to 25 DMIPS		51 DMIPS		
			10000	1800 LEs		
ge	Two M4Ks	Two M4Ks + cacł	ne Three	M4Ks + cache		
Hardware N	fultiply: Embedded Multipl	iers 💌	Hardware Div	ride		
	re: II Jide one II IHz at 50 MHz je	re: III RISC IIIC RISC 32-bit ARISC 32-bit	re: ONios II/e ONios II/s RISC S2-bit S2-bit HI HI at 50 MHz Up to 5 DMIPS Up to 25 DMIPS 600-700 LES 1200-1400 LES	ONios II/e ONios II/s ONios II/s RISC 32-bit S2-bit S2-bit S2-bit Instruction Cache Instru Branch Prediction Hardware Multiple Hardware Divide S2-bit S2-bit S2-bit S2-bit S2-bit Instruction Cache Instru Branch Prediction Hardware Multiple Hardware Divide S2-bit S2-bit		

Figure 5: Adding an Nios II processor in SOPC Builder

ystem Contents More "cpu_0"										
Create New Component	- 1a	irget		Clock	Source	MH:	z	Pipeline		
Avalon Components Avalor Components Atera Co		Board: Unspecified Board	-	clk	External	50.0	0			
Bridges Communication	De	evice Family: Cyclone II 💌 🗌	HardCopy Compatible	click to add.		_				
DSP Display	_					- 1		1-		
EP1C20 Nios Development B EP1S10 Nios Development B	Use	Module Name	Description				Input C	Base	End	IRG
EP1S40 Nios Development B		instruction master	Nics II Processor Master port	r - Attera Corpor	8000	c	k			
EP20K210E Nios Developmer EP2C35 Nios Development B		data_master	Master port			- 8		ROC		
EP2S60 DSP Board Stratix II E EP2S60 Nios Development B		tag_debug_module	Slave port				1111111	0x00001001	0x000007FF	
Microcontrollers Microtronix Other PCI Peripherals										
Microtronix Other PCi Pci Peripherals uP interfaces AMB Components										
Microtronix Other Pci Pci Pci Pci Pciperais UP Interfaces All Components										
Milcrotroniac Other Other PCi PCi Pripherale Jul Interfaces All B Components All Available Components			▲ Move Up	▼ Mo	ne Down					
Mikrotronik Other Propherate Proph				▼ Mo	ve Down					
Millerotronia Other Per Per	tbeatl	least 0×20 bytes higher than the Pu		▼ Mo	ve Down					
And Campanetti And Campanetti And Campanetti And Campanetti And Campanetti And Campanetti And Campanetti And Campanetti Campanetti	ress, Exc	ception Address	eset Address.		re Down					
And Analais Company of the second secon	ts to vol	Seat 0x20 press higher than the Pa excision Advive Table memory. Securico of software that or exception address creates	eset Address.	reset.		fault a	ddresses	unless you	are creating.	a
Autorial Components A	ts to vol	ception Address latile memory. Execution of undefin	eset Address.	reset.		fault a	ddresses	unless you a		

Figure 6: The system with only the Nios II processor

Under the "Signals" tab, make sure all the "SRAM" signals are connected to the "global_signals" interface (otherwise, SOPC builder assumes you have two bus connections on the component). See Figure 9.

Under the "Interfaces" tab, click "Remove Interfaces with No Signals." This should leave just the "s1" interface. Turn off "Can receive stderr/stdout" for the "s1" interface (since it is not a communication port—it is a memory). Note that at this point you can set the speed and other parameters of the bus interface for the component. In this case the defaults—one cycle each for read and write—are what we want.

"Slave addressing" is an important choice. The "Memory" setting indicates that the bus will be dynamically resized to accomodate the data width of the peripheral—exactly what we want for the SRAM component. The "Register" setting disables this: the bus always appears as 32 bits wide and the peripheral is expected to align its data on 32 bit boundaries.

Finally, under the "Component Wizard" tab, set the Component Group to "User Logic" and click "Finish."

You should now have de2_sram_controller under Avalon Components/User Logic on the list on the left.

Double-click it to add it to the system and right-click on its module name to rename it "sram." Congratulations: your processor system now has some memory and could actually run

```
library IEEE;
use IEEE.std_logic_1164.all;
entity de2_sram_controller is
port (
  signal avs_s1_clk,
         avs_s1_chipselect,
         avs_s1_write,
         avs_s1_read : in std_logic;
  signal avs_s1_address : in std_logic_vector(17 downto 0)
  signal avs_s1_readdata : out std_logic_vector(15 downto 0);
  signal avs_s1_writedata : in std_logic_vector(15 downto 0);
  signal avs_s1_byteenable : in std_logic_vector(1 downto 0);
  signal SRAM_DQ : inout std_logic_vector(15 downto 0);
  signal SRAM_ADDR : out std_logic_vector(17 downto 0);
  signal SRAM_UB_N,
         SRAM LB N.
         SRAM WE N.
         SRAM_CE_N,
         SRAM_OE_N : out std_logic
);
end de2_sram_controller;
architecture datapath of de2_sram_controller is
begin
```

```
end datapath;
```

Figure 7: de2_sram_controller.vhd: VHDL source for the SRAM controller (inverters and a tristate buffer).

programs.

Note that if you later change the VHDL code for your component (e.g., during the development process), you must re-edit the component by right-clicking the component on the left menu and selecting "Edit." After this, the system will instruct you to remove and re-add every instance of the component in your system.

Using the same procedure, create a new component called "led_flasher." The VHDL for this is shown in Figure 11. Again, remember to change the interface of the "leds" signal to global_signals and remove interfaces with no signals.

Add an instance of your new "led_flasher" component to the system and rename it to "leds" (instead of led_flasher_0).

For debugging output, add Avalon Components/Communication/JTAG UART. Just click "Finish" to accept the default parameters.

Run System \rightarrow Auto-Assign Base Addresses to locate each component in memory. The completed system configuration is shown in Figure 13.

Click on the "More "cpu_0" Settings" tab. Make sure the Reset Address and Exception Address functions are mapped to the "sram" memory module, not the "leds" module, which is not memory.

Finally, click on the "System Generation" tab, disable "Simulation. Create simulator project files," (simulation with the DE2 does not work well without models for the various off-chip pe-



Figure 8: Selecting the top-level VHDL file for a new SOPC component

Introduction	HDL Files	Signals	Interfaces	SW Files	Component V	Vizard		
♦ About Si	gnals							
Name		Inte	rface		Signal Type	Width	Direction	Î.
avs s1 clk		s1			clk	1	input	1
avs_s1_chips	select	s1			chipselect	1	input	
avs_s1_write	i .	s1			write	1	input	1
avs_s1_read		s1			read	1	input	1
🛛 avs_s1_addr	ess	s1			address	18	input	1
avs_s1_read	data	s1			readdata	16	output	1
🛛 avs_s1_write	edata	s1			writedata	16	input	1
avs_s1_byteenable		s1			byteenable	2	input	1
SRAM_DQ		global	_signals		export	16	bidir	
SRAM_ADDR		global	_signals		export	18	output]
SRAM_UB_N		global	_signals		export	1	output	
SRAM_LB_N			_signals		export	1	output	
SRAM_WE_N		global	l_signals		export	1	output	
SRAM_CE_N	_		_signals		export	1	output	
SRAM_OE_N	1	glob	al_signals	*	export	▼ 1	output	
		glob	al_signals	<u>^</u>				
0 avalon_sla	tve_0: Inter	aval new new	on_slave_0 avalon slav avalon_tris avalon mas	tate sla	Finish			

Figure 9: Setting the interfaces for the signals

	Tamala		Comp	onent Edito	or - de2_sr	am_controller		9
-	Templat duction	HDL Files	Signals	Interfaces	SW Files	Component Wiza	rd	
٥ (About In ▼avalon Name: Type: ▼Av	terfaces slave "s1 s1 avalon sla valon Slave	" (1 of 1 ive Settings iddressin) g: Memory		amic bus sizi 🛚		
	Cai	n receive st	derr/stdo ave Burst Timing – R	out No 👻		Hold: 0	Units: cycles 💌	
	dd Interi			Interfaces W Ier" is ok.	lith No Sig	nals		

Figure 10: Configuring the Avalon bus interfaces for the component

```
library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.std_logic_arith.all;
use IEEE.std_logic_unsigned.all;
entity led_flasher is
  port (
    signal avs_s1_clk,
            avs_s1_reset_n,
            avs_s1_read,
           avs_s1_write,
           avs_s1_chipselect : in std_logic;
    signal avs_s1_address
         in std_logic_vector(4 downto 0);
    signal avs_s1_readdata
        : out std_logic_vector(15 downto 0);
    signal avs_s1_writedata
        : in std_logic_vector(15 downto 0);
    signal leds : out std_logic_vector(15 downto 0)
  ):
end led_flasher;
architecture rtl of led_flasher is
signal clk, reset_n : std_logic;
type ram_type is array(15 downto 0)
            of std_logic_vector(15 downto 0);
signal RAM : ram_type;
signal ram_address, display_address
   : std_logic_vector(3 downto 0);
signal counter_delay : std_logic_vector(15 downto 0);
signal counter : std_logic_vector(31 downto 0);
begin
  clk <= avs_s1_clk;
  reset n <= avs s1 reset n:
  ram_address <= avs_s1_address(3 downto 0);</pre>
  process (clk)
  begin
    if clk'event and clk = '1' then
    if reset_n = '0' then
        avs_s1_readdata <= (others => '0');
        display_address <= (others => '0');
        counter <= (others => '0');
        counter_delay <= (others => '1');
      else
        if avs_s1_chipselect = '1' then
          if avs_s1_address(4) = '0' then
if avs_s1_read = '1' then
               avs_s1_readdata <=
                    RAM(conv_integer(ram_address));
             elsif avs_s1_write = '1' then
               RAM(conv_integer(ram_address)) <=</pre>
                     avs_s1_writedata;
             end if;
           else
             if avs_s1_write = '1' then
              counter_delay <= avs_s1_writedata;</pre>
             end if:
           end if;
        else
          leds <= RAM(conv_integer(display_address));</pre>
          if counter = x''00000000'' then
             counter <= counter_delay & x"0000";</pre>
             display_address <= display_address + 1;</pre>
          else
            counter <= counter - 1;</pre>
          end if;
        end if;
      end if;
    end if;
  end process;
```

end rtl:

Figure 11: led flasher.vhd: VHDL source for the LED flash controller. This memory-maps a 16×16 RAM into 16 halfwords and a single "delay" register into another 16. When the RAM is not being written, a counter steps through the contents of the RAM, displaying it on the LEDs. The delay register sets the hold time for each address.

Y	JTAG UART - jtag_uart_0	×									
C	Configuration Simulation										
	Write FIFO (data from Avalon to JTAG)										
	Depth: 64 💌 IRQ Threshold: 8										
	Construct using registers instead of memory blocks										
	Read FIFO (data from JTAG to Avalon)										
	Depth: 64 V IRQ Threshold: 8										
Construct using registers instead of memory blocks											
H											
	Cancel < Prev Next > Einish										

Figure 12: Adding a JTAG UART

File Module Sv	stem View T		MC I	3uilder - ni	os_system				
System Contents			s II	System Ge	neration				
V culerner	and Periphera Annoponents occessors	- Targe	t Boai		ified Board	HardCopy	Compatible		
PCI Peripherals	·	Use	Mo	dule Na	Description	Input	Base	End	IR
User Logic	es 🗌				Master port	cik	IRQ 0 0x00080000 0x00000000 0x00080800	0x0007FFFF	
All Available Compo	nents		-⊞ jt	ag_uart_0	JTAG UART	clk	0x00080840	0x00080847	E
<u>A</u> dd	Check			•	Nove Up	▼ Move	Down		
cpu_0: defaulti cpu_0: The rest cpu_0: The rest		ts to volatil		dress to l				pon reset.	



ripherals) and click "Generate." This should fill your project directory with many .vhd files.

When system generation completes (this takes a while), click on Exit and return to the Quartus II GUI.

2.3 Quartus, part 2

Once SOPC Builder has generated the system, we need to import it into a Quartus II project.

First, you need to create a top-level VHDL file that instantiates the Nios II system that was just generated and whatever hardware you want to connect to it. In this case, we only need to wire the Nios II to the external clock and connect the SRAM and LEDs to their pins.

The nios_system entity was generated by the SOPC Builder and is defined in nios_system.vhd (along with a lot of other things). As usual, its component definition is essentially just the ports on the entity, which were named by SOPC Builder.

Figure 14 shows the top-level VHDL file. Put this in the project directory.

Add all the generated VHDL files to the Quartus project. Select Project→Add/Remove Files in Project and select all the .vhd files in the project directory. This is most easily done by clicking "Add All" and then removing the non-VHDL files. The "altera_europa_support.vhd" file is also not necessary.

By default, the name of the top-level entity is the name of the project2. You can use Project→Set as Top-Level Entity to change this.

```
library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.std_logic_arith.all;
use IEEE.std_logic_unsigned.all;
entity lab3 is
  port (
    signal CLOCK_50 : in std_logic;
    signal LEDR : out std_logic_vector(17 downto 0);
    SRAM_DQ : inout std_logic_vector(15 downto 0);
    SRAM_ADDR : out std_logic_vector(17 downto 0);
    SRAM_UB_N, SRAM_LB_N, SRAM_WE_N
    SRAM_CE_N, SRAM_OE_N : out std_logic
  ):
end lab3;
architecture rtl of lab3 is
  component nios_system is
  port (
    signal clk
                                       : in std_logic;
    signal reset_n
                                       : in std_logic;
    signal leds_from_the_leds
                : out std_logic_vector(15 downto 0);
    signal SRAM_ADDR_from_the_sram
                : out std_logic_vector (17 downto 0);
    signal SRAM_CE_N_from_the_sram : out std_logic;
    signal SRAM_DQ_to_and_from_the_sram
                : inout std logic vector (15 downto 0):
    signal SRAM_LB_N_from_the_sram : out std_logic;
signal SRAM_OE_N_from_the_sram : out std_logic;
    signal SRAM_UB_N_from_the_sram : out std_logic;
    signal SRAM_WE_N_from_the_sram : out std_logic
  ):
  end component:
  signal counter : std_logic_vector(15 downto 0);
signal reset_n : std_logic;
begin
  LEDR(17) <= '1';
LEDR(16) <= '1';
  process (CLOCK_50)
  begin
    if CLOCK_50'event and CLOCK_50 = '1' then
      if counter = x"ffff" then
  reset_n <= '1';</pre>
      else
        reset_n <= '0';</pre>
        counter <= counter + 1;</pre>
      end if;
    end if:
  end process;
  nios : nios_system port map (
    clk
                                     => CLOCK_50,
    reset_n
                                     => reset_n,
    leds_from_the_leds
                                     => LEDR(15 downto 0),
    SRAM_ADDR_from_the_sram
                                     => SRAM_ADDR,
    SRAM_CE_N_from_the_sram
                                        SRAM_CE_N,
                                     =>
    SRAM_DQ_to_and_from_the_sram
                                     => SRAM_DQ,
                                        SRAM_LB_N,
    SRAM_LB_N_from_the_sram
                                     =>
    SRAM_OE_N_from_the_sram
                                     \Rightarrow SRAM_OE_N,
                                        SRAM_UB_N,
    SRAM_UB_N_from_the_sram
                                     =>
    SRAM_WE_N_from_the_sram
                                     => SRAM_WE_N
  ):
```

```
end rtl;
```



~	Classic Timing Analyzer Wizard: Project-Wide Defaults	(~	Classic Timing Analyzer Wizard: Default Frequency (fmax)	ī
	Department to proofly an overall default frequency inquerement (that for all clocks in the period?		White dottail frequency (linear do you way for this project?) Relative times: 100 million Resulting project 2000 million Note I you were fan expension to or on on on one clock signals, this dottail finan assignment will be ignored.	
	<back next=""> Fritish Cancel</back>		< Back Next> Familifi Cancel	

Figure 15: Imposing a global timing constraint

Match the pin names to locations by selecting Assignments→Import Assignments and choosing the DE2_pin_assignments.csv file.

Impose a global timing constraint by choosing Assignments→Classic Timing Analyzer Wizard.

Select an overall default frequency requirement, then set Default fmax to 50 MHz (Figure 15). Leave the defaults alone on the next window, then click Finish.

Compile the project and download it to the board. Congratulations! You just built a computer.

2.4 Nios II IDE

Next, create a new software project for your new computer system. Since each system is different (e.g., different memory layout, different peripherals), the software is tied to the system.

Run nios2-ide and switch the workspace to your project directory.

Select File \rightarrow New \rightarrow Nios II C/C++ Application.

Name the new (software) project something like lab3_software (this is arbitrary—it creates a directory with this name in your project directory).

Select the "nios_system.ptf" file in your project directory as the SOPC Builder System. This should set the CPU to "cpu_0."

Finally, select the "Hello World" template and click Finish.

At this point, you can build and run the project on your board, but it does not do much. Instead, replace "hello_world.c" in the lab3_software directory (i.e., the name of the software project you specified) with the code in Figure 16, which exercises the LED flasher peripheral we added earlier.

3 An FM Sound Synthesizer

This project is a stripped-down version of Ron Weiss, Gabriel Glaser, and Scott Arfin's *Terrormouse* project from 4840 in spring 2004. Feel free to use it as reference and adapt what VHDL you can, but make sure you understand what you are using.

In 1973, John Chowing introduced the idea of FM synthesis and the world has not sounded the same since. His basic insight is that FM waveforms are easy to produce and are "natural sounding." The basic FM equation is

$$x(t) = \sin\left(\omega_c t + I\sin(\omega_m t)\right)$$

where x(t) is the amplitude at time t, ω_c is the carrier frequency (the fundamental tone we hear), ω_m is the modulating frequency, and I is the modulation depth. The timbre of the sound is largely

```
#include <io.h>
#include <system.h>
#include <stdio.h>
#define IOWR_LED_DATA(base, offset, data) \
  IOWR_16DIRECT(base, (offset) * 2, data)
#define IORD_LED_DATA(base, offset)
  IORD_16DIRECT(base, (offset) * 2)
#define IOWR_LED_SPEED(base, data)
  IOWR_16DIRECT(base + 32, 0, data)
int main()
ł
  int i;
  printf("Hello Michael\n");
  IOWR_LED_SPEED(LEDS_BASE, 0x0040);
  for (i = 0; i < 8; i++) {
    IOWR_LED_DATA(LEDS_BASE, i, 3 << (i * 2));</pre>
   printf("writing %x\n", i);
  for (i = 8 ; i < 16 ; i++) {
    IOWR_LED_DATA(LEDS_BASE, i, 3 << (32 - (i * 2)));
   printf("writing %x\n", i);
  for (i = 0; i < 16; i++) {
   printf("reading %x = %x\n", i, IORD_LED_DATA(LEDS_BASE, i));
  }
  printf("Goodbye\n");
 return 0:
}
```

Figure 16: A hello_world.c file that imitates KITT from Knight Rider (yes, I lived through the 80s). It sets the cycling speed, fills the LED_flasher peripheral with a pattern, then reads it back to verify it works as memory.

determined by the ratio ω_c/ω_m , which is generally set to an integer ratio (e.g., $\omega_c = 3\omega_m$).

The fundamental frequency of musical notes follow an exponential scale. The A above middle C is 440 Hz, and going up an octave doubles the frequency.

Western music is built on a scale of twelve semitones, each in equal ratio. Thus, the frequencies of a standard scale are of the form

$$f = 440 \cdot 2^{p/12}$$

where f is the frequency in Hertz, p = 0 is the A above middle C, p = 1 is A#, p = 2 is B, p = 3 is C, p = 12 is the A the octave above, p = -12 is the A the octave below, etc.

3.1 Starting Points

In the lab3.tar.gz file, we have supplied some helpful files you should use as a starting point. The most interesting is de2_wm8731_audio.vhd, which implements an interface to the Wolfson WM8371 audio codec on the DE2 board. This operates either in a test mode that generates a sinewave (a pure tone), or as a parallel-to-serial converter.

We included two Verilog files that configure the WM8371: de2_i2c_controller.v and de2_i2c_av_config.v. You should be able to just instantiate them without modification. They send initialization commands through the two-wire I²C bus.

lab3_audio.vhd is a simple top-level module that instantiates the audio controller in test mode and the two I^2C bus components. You can build a new Quartus project with this as a starting point and should hear a tone on line out.

Finally, we have included a PS/2 keyboard controller.

3.2 The PS/2 Controller

The file de2_ps2.vhd is the core of an Avalon peripheral that can read data coming from a PS/2 keyboard. This is simpler than the one you used in lab 2 (e.g., it cannot send data to the keyboard), but will suffice. Use SOPC Builder to create a new component around it and connect the two PS/2 lines (clock and data) to the appropriate pins.

Important: for this peripheral, set the "Slave addressing" mode to "Register." This affects whether the peripheral will appear as two words (register mode) or two bytes (memory mode).

This peripheral presents a simple two-word interface: reading the first byte of the first word returns 1 if a byte is available and zero otherwise. Reading the first byte of the second word returns the byte received from the keyboard.

Thus, if DE2_PS2_BASE is the base address of the PS/2 controller peripheral, you can wait for the next data byte using

unsigned char code;

```
while (IORD_8DIRECT(DE2_PS2_BASE, 0)) ; /* Poll the status */
code = IORD_8DIRECT(DE2_PS2_BASE, 4); /* Get received byte */
```

3.3 What To Do

You have two things to design: an Avalon peripheral that can generate an FM waveform under software control that you feed to the supplied WM8371 audio controller, and a C program that translates key events from the PS/2 keyboard into commands for your FM oscillator. Basically, make the PS/2 keyboard behave like a dumb piano keyboard.

Using the LED flasher example peripheral, build an Avalon peripheral that presents registers that control the oscillation frequency, the modulation depth, and a simple volume control (on/off) that lets you turn off the oscillator when no key is pressed.

Use a sinewave lookup table to generate the waveform. Step through it at different rates to generate the different tones.

First, develop the oscillator functionality first using Model-Sim to test that your waveform is as you expect. Then, integrate it with the supplied audio codec controller and make a VHDL-only design that actually generates sound. Finally, add an Avalon interface to your oscillator, use SOPC Builder to integrate a Nios II, the supplied PS/2 keyboard controller, and your new component, and develop the software.

4 A Bouncing Video Ball

After you implement this project, you will feel a much stronger connection with Nolan Bushnell, the inventor of the first commercially-successful videogame, Pong. Of course, you won't find it quite as lucrative.

You have two things to design: an Avalon component that displays a small white rectangle on the screen under software control, and a C program that controls the position of this rectangle.

Use the code in video_display.vhd as a starting point for your Avalon component. It is a simple VGA controller that displays a large white rectangle against a blue background. It currently does not have a bus interface. You need to add one and change its behavior so that it displays a small rectangle.

Your main challenge is building an Avalon peripheral. Use the LED flasher from the tutorial as a basis for building a peripheral.

First, get an Avalon peripheral working by building the registers you plan to use in the end for your video controller and connect them to some LEDs to verify you can communicate from the software to the hardware.

Once you have a working peripheral, integrate your modified video controller with it.

5 An Image Filter