


Processors, FPGAs, and ASICs


Prof. Stephen A. Edwards
sedwards@cs.columbia.edu

NCTU, Summer 2005


Spectrum of IC choices




NMOS Transistor Cross Section




Inverter Transistors and Layout




NAND Gate Transistors and Layout




Full-custom ICs




Standard Cell ASICs




Standard Cell ASICs



Channeled Gate Arrays




Channeled Gate Arrays




Processors, FPGAs, and ASICs - p. 103

Sea-of-Gates Gate Arrays





Processors, FPGAs, and ASICs - p. 113

FPGAs: Floorplan




Processors, FPGAs, and ASICs - p. 123

FPGAs: Routing




Processors, FPGAs, and ASICs - p. 133

FPGAs: CLB



Processors, FPGAs, and ASICs - p. 143

PLAs/CPLDs: The 22v10



Processors, FPGAs, and ASICs - p. 153

Example: Euclid's Algorithm

```
int gcd(int m, int n)
{
    int r;
    while ((r = m % n) != 0) {
        m = n;
        n = r;
    }
    return n;
}
```


i386 Programmer's Model

31	0	15	0
eax	Mostly	cs	Code segment
ebx	General-	ds	Data segment
ecx	Purpose-	ss	Stack segment
edx	Registers	es	Extra segment
		fs	Data segment
		gs	Data segment
esi	Source index		
edi	Destination index		
ebp	Base pointer		
esp	Stack pointer		
eflags	Status word		
eip	Instruction Pointer		

Euclid on the i386

```
god:  pushl %ebp
      movl %esp, %ebp
      pushl %ebx
      movl 8(%ebp), %eax
      movl 12(%ebp), %ecx
      jmp .L6
.L4:  movl %ecx, %eax
      movl %ebx, %ecx
.L6:  cld
      idivl %ecx
      movl %edx, %ebx
      testl %edx, %edx
      jne .L4
      movl %ecx, %eax
      movl -4(%ebp), %ebx
      leave
      ret
```

SPARC Programmer's Model




Processors, FPGAs, and ASICs - p. 193

SPARC Register Windows

The output registers of the calling procedure become the inputs to the called procedure

The global registers remain unchanged

The local registers are not visible across procedures



Processors, FPGAs, and ASICs - p. 203


Euclid on the SPARC

```

gcd:
    save %sp, -112, %sp
    mov %i0, %o1
    b .LL3
    mov %i1, %i0
    mov %i0, %o1
    b .LL3
    mov %i1, %i0
.LL5:
    mov %o0, %i0
.LL3:
    mov %o1, %o0
    call .rem, 0
    mov %i0, %o1
    cmp %o0, 0
    bne .LL5
    mov %i0, %o1
    ret
    restore
    
```


Processors, FPGAs, and ASICs - p. 213

Motorola DSP56301




Processors, FPGAs, and ASICs - p. 223

DSP 56000 Programmer's Model




Processors, FPGAs, and ASICs - p. 233

Motorola DSP56301 ALU



Processors, FPGAs, and ASICs - p. 243

Motorola DSP56301 AGU



FIR Filter in 56000


```

move #samples, r0
move #coeffs, r4
move #n-1, m0
move m0, m4
movep y:input, x:(r0)
clr a x:(r0)+, x0 y:(r4)+, y0

rep #n-1
mac x0,y0,a x:(r0)+, x0 y:(r4)+, y0

macr x0,y0,a (r0)-
movep a, y:output
    
```

TI TMS320C6000 VLIW DSP




FIR in One 'C6 Assembly Instruction

```

Load a halfword (16 bits)
Do this on unit D1
FIRLOOP:
LDH .D1 *A1++, A2 ; Fetch next sample
LDH .D2 *B1++, B2 ; Fetch next coeff.
[B0] SUB .L2 B0, 1, B0 ; Decrement count
[B0] B .S2 FIRLOOP ; Branch if non-zero
MPY .M1X A2, B2, A3 ; Sample x Coeff.
ADD .L1 A4, A3, A4 ; Accumulate result
    
```

Use the cross path
 Predicated instruction (only if B0 non-zero)
 Run these instruction in parallel

AX88796 Ethernet Controller




Ethernet Controller Registers

PAGE 0 (PS1=0, PS0=0)

OFFSET	READ	WRITE
00H	Command Register (CR)	Command Register
01H	Page Start Register (PSTART)	Page Start Register (PSTART)
02H	Page Stop Register (PSTOP)	Page Stop Register (PSTOP)
03H	Boundary Pointer (BNRY)	Boundary Pointer (BNRY)
04H	Transmit Status Register (TSR)	Transmit Page Start Address (TPSR)
05H	Number of Collisions Register (NCR)	Transmit Byte Count Register 0 (TBCR0)
06H	Current Page Register (CPR)	Transmit Byte Count Register 1 (TBCR1)
07H	Interrupt Status Register (ISR)	Interrupt Status Register (ISR)
08H	Current Remote DMA Address 0 (CRDA0)	Remote Start Address Register 0 (RSAR0)
09H	Current Remote DMA Address 1 (CRDA1)	Remote Start Address Register 1 (RSAR1)
0AH	Reserved	Remote Byte Count 0 (RBCR0)
0BH	Reserved	Remote Byte Count 1 (RBCR1)
0CH	Receive Status Register (RSR)	Receive Configuration Register (RCR)

Philips SAA7114H Video Decoder



SAA7114H Registers, page 1 of 7 (!)

REGISTER/FUNCTION	SUB ADDR (HEX)	D7	D6	D5	D4	D3	D2	D1	D0
Chip version register 00H	00	IDD7	IDD6	IDD5	IDD4	-	-	-	-
Chip version (read only)									
Video decoder registers 01H to 0FH									
Decoder input registers 0AH to 0FH									
Horizontal sync delay	01	H0	H1	H2	H3	H4	H5	H6	H7
Video input control 1	02	V0E1	V0E0	V0L1	V0L0	V0C1	V0C0	V0M1	V0M0
Video input control 2	03	V1E1	V1E0	V1L1	V1L0	V1C1	V1C0	V1M1	V1M0
Video input control 3	04	V2E1	V2E0	V2L1	V2L0	V2C1	V2C0	V2M1	V2M0
Video input control 4	05	V3E1	V3E0	V3L1	V3L0	V3C1	V3C0	V3M1	V3M0
Decoder input registers 0AH to 0FH									
Horizontal sync start	06	HSE7	HSE6	HSE5	HSE4	HSE3	HSE2	HSE1	HSE0
Horizontal sync stop	07	HSS7	HSS6	HSS5	HSS4	HSS3	HSS2	HSS1	HSS0
Syst control	08	SYE0	SYE1	SYE2	SYE3	SYE4	SYE5	SYE6	SYE7
Luminance control	09	LYC0	LYC1	LYC2	LYC3	LYC4	LYC5	LYC6	LYC7
Luminance contrast control	0A	LC07	LC06	LC05	LC04	LC03	LC02	LC01	LC00
Luminance contrast control	0B	LC17	LC16	LC15	LC14	LC13	LC12	LC11	LC10
Chrominance saturation control	0C	CS07	CS06	CS05	CS04	CS03	CS02	CS01	CS00
Chrominance hue control	0D	HUE7	HUE6	HUE5	HUE4	HUE3	HUE2	HUE1	HUE0
Chrominance control 1	0E	CH07	CH06	CH05	CH04	CH03	CH02	CH01	CH00
Chrominance gain control	0F	CG07	CG06	CG05	CG04	CG03	CG02	CG01	CG00
Chrominance control 2	10	CH17	CH16	CH15	CH14	CH13	CH12	CH11	CH10
Mode select control	11	COLO	RIP1	HDL1	HDL0	RIT0	YDEL2	YDEL1	YDEL0
Filter control	12	RTSE5	RTSE4	RTSE3	RTSE2	RTSE1	RTSE0	RTSD1	RTSD0
Filter port control	13	RTCE	RTCE	RTCE	RTCE	RTCE	RTCE	RTCE	RTCE
Anti-aliasing control	14	CA07	CA06	CA05	CA04	CA03	CA02	CA01	CA00
Vertical sync change	15	VSR7	VSR6	VSR5	VSR4	VSR3	VSR2	VSR1	VSR0
VGA test	16	VST07	VST06	VST05	VST04	VST03	VST02	VST01	VST00
Microprocessor GATE MEMs	17	LICE	LICE	ICE	ICE	ICE	ICE	ICE	ICE

Fixed-function: The 7400 series

