

Processors, FPGAs, and ASICs


CSEE W4840

Prof. Stephen A. Edwards

Columbia University


Processors, FPGAs, and ASICs - p. 17

Spectrum of IC choices




Processors, FPGAs, and ASICs - p. 27

NMOS Transistor Cross Section




Processors, FPGAs, and ASICs - p. 37

Inverter Transistors and Layout




Processors, FPGAs, and ASICs - p. 47

NAND Gate Transistors and Layout




Processors, FPGAs, and ASICs - p. 57

Full-custom ICs




Processors, FPGAs, and ASICs - p. 67


Standard Cell ASICs




Standard Cell ASICs



Channeled Gate Arrays




Channeled Gate Arrays




Processors, FPGAs, and ASICs - p. 107

Sea-of-Gates Gate Arrays





Processors, FPGAs, and ASICs - p. 117

FPGAs: Floorplan




Processors, FPGAs, and ASICs - p. 127

FPGAs: Routing




Processors, FPGAs, and ASICs - p. 137

FPGAs: CLB



Processors, FPGAs, and ASICs - p. 147

PLAs/CPLDs: The 22v10



Processors, FPGAs, and ASICs - p. 157

Example: Euclid's Algorithm

```
int gcd(int m, int n)
{
    int r;
    while ((r = m % n) != 0) {
        m = n;
        n = r;
    }
    return n;
}
```


i386 Programmer's Model

31	0	15	0
eax	Mostly	cs	Code segment
ebx	General-	ds	Data segment
ecx	Purpose-	ss	Stack segment
edx	Registers	es	Extra segment
		fs	Data segment
		gs	Data segment
esi	Source index		
edi	Destination index		
ebp	Base pointer		
esp	Stack pointer		
eflags	Status word		
eip	Instruction Pointer		

Euclid on the i386

```
god:  pushl %ebp
      movl %esp, %ebp
      pushl %ebx
      movl 8(%ebp), %eax
      movl 12(%ebp), %ecx
      jmp .L6
.L4:  movl %ecx, %eax
      movl %ebx, %ecx
.L6:  cld
      idivl %ecx
      movl %edx, %ebx
      testl %edx, %edx
      jne .L4
      movl %ecx, %eax
      movl -4(%ebp), %ebx
      leave
      ret
```

SPARC Programmer's Model




Processors, FPGAs, and ASICs - p. 197

SPARC Register Windows

The output registers of the calling procedure become the inputs to the called procedure

The global registers remain unchanged

The local registers are not visible across procedures



Processors, FPGAs, and ASICs - p. 207


Euclid on the SPARC

```

gcd:
    save %sp, -112, %sp
    mov %i0, %o1
    b .LL3
    mov %i1, %i0
    mov %i0, %o1
    b .LL3
    mov %i1, %i0
.LL5:
    mov %o0, %i0
.LL3:
    mov %o1, %o0
    call .rem, 0
    mov %i0, %o1
    cmp %o0, 0
    bne .LL5
    mov %i0, %o1
    ret
    restore
    
```


Processors, FPGAs, and ASICs - p. 217

Motorola DSP56301




Processors, FPGAs, and ASICs - p. 227

DSP 56000 Programmer's Model




Processors, FPGAs, and ASICs - p. 237

Motorola DSP56301 ALU



Processors, FPGAs, and ASICs - p. 247

Motorola DSP56301 AGU



FIR Filter in 56000


```

move #samples, r0
move #coeffs, r4
move #n-1, m0
move m0, m4
movep y:input, x:(r0)
clr a x:(r0)+, x0 y:(r4)+, y0

rep #n-1
mac x0,y0,a x:(r0)+, x0 y:(r4)+, y0

macr x0,y0,a (r0)-
movep a, y:output
    
```

TI TMS320C6000 VLIW DSP




FIR in One 'C6 Assembly Instruction

```

    Load a halfword (16 bits)
    Do this on unit D1
FIRLOOP:
    LDH .D1 *A1++, A2 ; Fetch next sample
    LDH .D2 *B1++, B2 ; Fetch next coeff.
    [B0] SUB .L2 B0, 1, B0 ; Decrement count
    [B0] B .S2 FIRLOOP ; Branch if non-zero
    MPY .M1X A2, B2, A3 ; Sample x Coeff.
    ADD .L1 A4, A3, A4 ; Accumulate result
    
```

Use the cross path
 Predicated instruction (only if B0 non-zero)
 Run these instruction in parallel

AX88796 Ethernet Controller




Ethernet Controller Registers

PAGE 0 (PS1=0, PS0=0)

OFFSET	READ	WRITE
00H	Command Register (CR)	Command Register
01H	Page Start Register (PSTART)	Page Start Register (PSTART)
02H	Page Stop Register (PSTOP)	Page Stop Register (PSTOP)
03H	Boundary Pointer (BNRY)	Boundary Pointer (BNRY)
04H	Transmit Status Register (TSR)	Transmit Page Start Address (TPSR)
05H	Number of Collisions Register (NCR)	Transmit Byte Count Register 0 (TBCR0)
06H	Current Page Register (CPR)	Transmit Byte Count Register 1 (TBCR1)
07H	Interrupt Status Register (ISR)	Interrupt Status Register (ISR)
08H	Current Remote DMA Address 0 (CRDA0)	Remote Start Address Register 0 (RSAR0)
09H	Current Remote DMA Address 1 (CRDA1)	Remote Start Address Register 1 (RSAR1)
0AH	Reserved	Remote Byte Count 0 (RBCR0)
0BH	Reserved	Remote Byte Count 1 (RBCR1)
0CH	Receive Status Register (RSR)	Receive Configuration Register (RCR)


Philips SAA7114H Video Decoder



SAA7114H Registers, page 1 of 7 (!)

REGISTER/FUNCTION	SUB ADDR (HEX)	D7	D6	D5	D4	D3	D2	D1	D0
Chip version register 00H	00	1007	1035	1005	1004	-	-	-	-
Chip version (read only)									
Video decoder registers 01H to 0FH									
Horizontal sync start	01	00	00	00	00	10E5	10E2	10E1	10E0
Horizontal sync stop	02	10E4	10E3	10E2	10E1	10E0	10D9	10D8	10D7
Horizontal sync span	03	10	10F5	10F4	10F3	10F2	10F1	10F0	10E9
Sync control	04	10F7	10F6	10F5	10F4	10F3	10F2	10F1	10F0
Luminance control 1	05	10A7	10A6	10A5	10A4	10A3	10A2	10A1	10A0
Luminance control 2	06	10A7	10A6	10A5	10A4	10A3	10A2	10A1	10A0
Luminance contrast control	07	10A7	10A6	10A5	10A4	10A3	10A2	10A1	10A0
Luminance contrast control	08	10C7	10C6	10C5	10C4	10C3	10C2	10C1	10C0
Chrominance saturation control	09	10D7	10D6	10D5	10D4	10D3	10D2	10D1	10D0
Chrominance hue control	0A	10E7	10E6	10E5	10E4	10E3	10E2	10E1	10E0
Chrominance control 1	0B	10D7	10D6	10D5	10D4	10D3	10D2	10D1	10D0
Chrominance gain control	0C	10F7	10F6	10F5	10F4	10F3	10F2	10F1	10F0
Chrominance control 2	0D	10F7	10F6	10F5	10F4	10F3	10F2	10F1	10F0
Modulation control	0E	10D7	10D6	10D5	10D4	10D3	10D2	10D1	10D0
Filter control	0F	10E7	10E6	10E5	10E4	10E3	10E2	10E1	10E0
Filter control	10	10F7	10F6	10F5	10F4	10F3	10F2	10F1	10F0
Filter control	11	10D7	10D6	10D5	10D4	10D3	10D2	10D1	10D0
Filter control	12	10E7	10E6	10E5	10E4	10E3	10E2	10E1	10E0
Filter control	13	10F7	10F6	10F5	10F4	10F3	10F2	10F1	10F0
Filter control	14	10D7	10D6	10D5	10D4	10D3	10D2	10D1	10D0
Filter control	15	10E7	10E6	10E5	10E4	10E3	10E2	10E1	10E0
Filter control	16	10F7	10F6	10F5	10F4	10F3	10F2	10F1	10F0
Filter control	17	10D7	10D6	10D5	10D4	10D3	10D2	10D1	10D0

Fixed-function: The 7400 series



7400 Quad NAND Gate

74374 Octal D Flip-Flop