



TERRORMOUSE

Figure 1: Melvin

TerrorMouse - A MIDI Synthesizer

Ron Weiss Gabriel Glaser
rjw98@columbia.edu gg389@columbia.edu

Scott Arfin
ska29@columbia.edu

May 11, 2004

Contents

I Project Proposal	3
1 Introduction	4
2 Implementation Challenges	4
II Project Design	4
3 Overall Architecture	4
4 MIDI to RS-232 Adapter	6
4.1 The MIDI Receiver	6
4.2 The MAX232 Level Shifter	7
4.3 Power Supply	7
5 MIDI UART	9
5.1 Examples of RS-232 Converted MIDI Signals	9
6 Computer Software	11
7 Integration with the Microblaze CPU	12
8 Digital Waveguide Sound Synthesis	14
8.1 Overview	14
8.2 Definitions	14
8.3 MATLAB Code	14
8.4 Implementation	15
9 FM Synthesis	16
9.1 Mathematical Basis	17
9.2 Implementation	17
9.3 Computational Complexity and Polyphony	17
10 Audio Output Module	18
10.1 General Description	18
10.2 Implementation	18
11 Example Instrument Waveforms	19
III Conclusions	23

12 Who Did What?	23
13 Lessons Learned	23
13.1 Scott	23
13.2 Gabe	23
13.3 Ron	24
14 Future Work	24
IV Code Listings	25
15 Configuration Files	25
15.1 system.mss	25
15.2 system.mhs	26
15.3 system.ucf	29
15.4 Makefile	30
16 C Code	35
16.1 hello.c	35
16.2 synth.h	40
16.3 fmlookup.h	41
16.4 wglookup.h	42
17 OPB_Synth Peripheral	42
17.1 Configuration Files	42
17.1.1 opb_synth_v2_0_0.pao	42
17.1.2 opb_synth_v2_0_0.mpd	43
17.2 VHDL Code	44
17.2.1 opb_synth.vhd	44
17.2.2 waveguide.vhd	52
17.2.3 delayline.vhd	57
17.2.4 fm_synth.vhd	58
17.2.5 cosine_of_theta.vhd	76
17.2.6 audio_out.vhd	82

Part I

Project Proposal

1 Introduction

We propose to build a MIDI synthesizer using the XESS XSB-300E. We will require an external MIDI controller¹. We plan to convert MIDI signals to RS-232 via a customized MIDI to serial cable, which we will build ourselves. We plan on synthesizing the actual sounds in hardware, which will then be outputted through the DAC to analog stereo output. We are currently exploring several ideas for sound synthesis. The two main options are 1) Simple FM synthesis, and 2) Physical modeling of a musical instrument using digital waveguides. The former would require research into FM synthesis techniques. The latter has already been implemented in software.² While physical modeling would be more interesting than FM synthesis, we suspect it will be more complex, especially if we plan on implementing it in hardware.

2 Implementation Challenges

- Building a MIDI to RS-232 adapter – We have studied several schematics available online. We expect this to be relatively simple.
- Implementing the MIDI protocol
- Implementing sound synthesis algorithms. Ideally we would like to build a rudimentary DSP supporting addition, multiplication, and delays of fixed point numbers using VHDL. However, if this proves to be too difficult we will utilize the Microblaze processor and implement it in software instead.

Part II

Project Design

3 Overall Architecture

Our project is designed to utilize both hardware and software elements. The elements include: A MIDI to serial converter circuit, a UART that receives

¹The StudioLogic (by Fatar) CMK-137 is an affordable controller and is available at www.samash.com

²Weiss, Ron and Steven Sanders “Synthesizing a Guitar Using Physical Modeling Techniques” <http://www1.cs.columbia.edu/~ronw/dsp/>




Figure 2: Overall Architecture of TerrorMouse

MIDI signals from the serial port into a FIFO, a C program that interprets that interprets the MIDI signals, and an OPB synth peripheral (containing six waveguide modules, a six-voice FM synthesis module, and an audio out module).

The converter circuit is designed to convert the current-loop MIDI signal to an RS-232 compatible voltage signal. The RS-232 data is then collected in a FIFO with the UART, which is accessed by the C program. The C program contains all the logic pertaining to the interpretation and control of the MIDI signals and sound synthesis. It reads in one byte at a time from the FIFO and relays note on/off signals, as well as program change signals, to the synthesis modules.

The OPB synth peripheral contains the actual sound synthesis modules, which all output samples to a multiplexer which is also controlled by the memory mapped registers. The sample output of the multiplexer is connected to the input of the audio out module which connects to the onboard audio codec (the AK4565).

The FPGA master clock frequency is 50MHz, and the audio out module expects samples at a rate of 24.414 KHz. This means that our synthesis modules should be creating samples every 2048 cycles of the FPGA clock ($24.414 \text{ KHz} = \frac{50}{2048} \text{ MHz}$). This is critical computational limit imposed on our synthesizers.

Over the course of TerrorMouse's development, each module was developed individually and tested extensively before being integrated together. This allowed us to be confident that we would have little trouble putting the entire system together.

4 MIDI to RS-232 Adapter

Although MIDI is a serial protocol, unfortunately it is not RS-232 compatible. However, conversion from MIDI signals to RS-232 signal is accomplished using a specialized electronic circuit. The circuit, shown here schematically, consists of the receiver circuit suggested by the MIDI specification³, and a MAX232 level shifter to convert the TTL voltages at the output of the receiver to RS-232 voltages.

4.1 The MIDI Receiver

MIDI signals are current loops rather than voltages. A logical 1 is defined as 0mA of current, and a logical 0 is defined as 5mA of current. Since these currents are provided without any known ground reference, the receiver circuit requires an optical isolator. The MIDI controller now sees a completed loop once the isolator is inserted, with a photodiode and series resistance

³MIDI 1.0 Detailed Specification, The International MIDI Association, 1990

at the isolator's input. The Sharp PC-900 optical isolator is recommended for this purpose by the International MIDI association because the approximately $1\mu\text{s}$ response time is much shorter than the $32\mu\text{s}$ period of 1 bit of MIDI data. A transistor-resistor inverter at the output of the optical isolator circuit provides an output of V_{CC} when the MIDI signal is 0mA (logic 1) and $V_{CE,SAT}$ when the MIDI signal is 5mA (logic 0). Thus, the optical isolator provides conversion from MIDI signals to TTL signals. In our circuit, V_{CC} is 5V, and $V_{CE,SAT}$ is .2V.

4.2 The MAX232 Level Shifter

The MAX232 level shifter is a very useful integrated circuit which converts TTL levels to RS-232 levels using only a single 5V supply. The MAX chip requires several large external capacitors for its proper operation. Since the MAX chip is designed for serial baud rate level shifts, it has no trouble coping with the 31,250 MIDI baud rate. A TTL level of 5V is converted to approximately -7.5V, and a TTL level of .2V is converted to approximately 7.5V. From this, we see that MIDI signals are converted accurately to RS-232 signals.

4.3 Power Supply

Power is supplied from a generic AC/DC converter which produces about 10V DC. A 7805 voltage regulator chip produces a reliable 5V supply to power the optical isolator and level shifter chips.




Figure 3: MIDI to RS-232 Converter, actual circuit

Table 1: Circuit Description

Label	Part
A	MIDI Input
B	Optical Isolator
C	Level Shifter
D	RS-232 Output
E	Voltage Regulator
F	Input Voltage 7-25V DC




Figure 4: MIDI to RS-232 Converter

Table 2: Programs

Program	Name	FM Modulation Frequency
0	Acoustic Guitar	Karplus-Strong model
1	Sine	$\omega_m = 0$
2	Weird	$\omega_m = 89 \text{ Hz}$
3	Too Much Vibrato	$\omega_m = \frac{\omega_c}{256}$
4	Trumpet	$\omega_m = \omega_c$
5	Electric Guitar I	$\omega_m = 1.5\omega_c$
6	Clarinet	$\omega_m = 2\omega_c$
7	Electric Guitar II	$\omega_m = 2.5\omega_c$
8	Cello	$\omega_m = 3\omega_c$
9	Metallic Organ	$\omega_m = 3.5\omega_c$
10	Carnival	$\omega_m = 4\omega_c$

5 MIDI UART

The MIDI protocol is a standard serial protocol, with idle defined as logic 1, and a standard message consisting of a start bit, 8 data bits, and 1 stop bit.

During the design of the synthesizer, the receiver circuit had to be tested separately from the rest of the synthesizer. At the time, the system had not yet been integrated, and as such, the OPB and UART Lite were not available for use in testing. A special UART module was written in VHDL to test the receiver and display the received message on the XSB bar LEDs. This module has been replaced by the UART Lite for its compatibility with the OPB and convenience for buffering received data.

5.1 Examples of RS-232 Converted MIDI Signals




Figure 5: A Note On Event




Figure 6: A Note Off Event




Figure 7: A Program Change Event

Table 3: MIDI events handled by our synthesizer

Event Type	Status Byte	Data Byte 1	Data Byte 2
Note On	1001nnnn	0kkkkkkk	0vvvvvvv
Note Off	1001nnnn	0kkkkkkk	00000000
Program Change	1100nnnn	0ppppppp	

6 Computer Software

This module acts as the bridge between the MIDI interface and our hardware synthesizers. It interprets the MIDI signals and translates them into commands for the FM and waveguide synthesizers. This is accomplished inside an infinite loop in which the UART Lite is polled to check if there is a new byte of MIDI data available in the receive FIFO. We were able to get away with polling the UART instead of using interrupts because the UART Lite peripheral includes a 16 byte receive FIFO which is a large enough buffer to allow the loop to poll it fast enough and not miss incoming data.

Each MIDI message consists of a status byte, followed by 1 or two data bytes. In our synthesizer, we are only interested in processing three MIDI messages: Note On and Note Off, which carry 2 data bytes, and Program Change, which contains only 1 data byte.

In the above chart, n denotes the MIDI channel, which defaults to 0 for our keyboard. k denotes the number of the key. On our keyboard, the lowest note, a C, is number 36, and the highest note, also a C, only 5 octaves (61 keys) higher is 96. v is the velocity which is always constant since our keyboard is not velocity sensitive. This byte is effectively ignored by our synthesizer. p is the number of the new program. Our synthesizer has 11 programs, numbered 0 through 10. Any other program change is ignored. Note that in MIDI, there are two ways to turn off a note: A Note On event with velocity zero, or with a different status byte which indicates a Note Off event.

Once the correct number of data bytes are received the message is interpreted and translated into commands for the FM and waveguide synthesizers. This is accomplished by writing to memory mapped registers inside the opb_synth peripheral we created. The computer software module is also responsible for keeping track of the number of active notes since there are a limited number of voices available (6) to the FM synth and the digital waveguide.

Whenever a note on message is received, the controlling software assigns the note to the next available voice. If none are available, the event is ignored. Similarly, when a note off event is received the voice corresponding to that key is turned off (it is assumed that a note off will only come if a note on message for the same key came sometime earlier). Lookup tables for the two different synthesizers were created to facilitate quick translation from

key number to delay line length for the waveguide or ω_c for the FM synth. Finally, program change messages control which synthesizer is in use and which FM patch is selected. As recommended by the MIDI specification⁴, all active notes are turned off when a program change event is received.

7 Integration with the Microblaze CPU

In order to have the C code running on the Microblaze control the hardware synthesizers we created an OPB peripheral, called opb_synth, containing memory mapped registers that are mapped to the control signals for the different synthesizers. This peripheral includes the audio_out modules as well as six waveguide modules and the fm_synth module (which also supports six voices). The output of each waveguide is summed with an appropriately large accumulator (19 bits) to mix all six signals. The FM modules does the mixing internally. In addition to control signals for the voices of the two synthesizers, a synthesizer select signal is made available to the software to ensure that only one synthesizer is in use at one time.

⁴MIDI 1.0 Detailed Specification, The International MIDI Association, 1990

Address	Bits	Name	Description
0xFEFF0310	0	WG1_EN	enable signal for waveguide 1
0xFEFF0311	0	WG1_RST	reset signal for waveguide 1
0xFEFF0312	0-7	WG1_LEN	delay line length for waveguide 1
0xFEFF0320	0	WG2_EN	enable signal for waveguide 2
0xFEFF0321	0	WG2_RST	reset signal for waveguide 2
0xFEFF0322	0-7	WG2_LEN	delay line length for waveguide 2
0xFEFF0330	0	WG3_EN	enable signal for waveguide 3
0xFEFF0331	0	WG3_RST	reset signal for waveguide 3
0xFEFF0332	0-7	WG3_LEN	delay line length for waveguide 3
0xFEFF0340	0	WG4_EN	enable signal for waveguide 4
0xFEFF0341	0	WG4_RST	reset signal for waveguide 4
0xFEFF0342	0-7	WG4_LEN	delay line length for waveguide 4
0xFEFF0350	0	WG5_EN	enable signal for waveguide 5
0xFEFF0351	0	WG5_RST	reset signal for waveguide 5
0xFEFF0352	0-7	WG5_LEN	delay line length for waveguide 5
0xFEFF0360	0	WG6_EN	enable signal for waveguide 6
0xFEFF0361	0	WG6_RST	reset signal for waveguide 6
0xFEFF0362	0-7	WG6_LEN	delay line length for waveguide 6
0xFEFF0370	0	FM1_EN	enable signal for FM voice 1
0xFEFF0372	0-31	FM1_THETA	theta for FM voice 1
0xFEFF0380	0	FM2_EN	enable signal for FM voice 2
0xFEFF0382	0-31	FM2_THETA	theta for FM voice 2
0xFEFF0390	0	FM3_EN	enable signal for FM voice 3
0xFEFF0392	0-31	FM3_THETA	theta for FM voice 3
0xFEFF03A0	0	FM4_EN	enable signal for FM voice 4
0xFEFF03A2	0-31	FM4_THETA	theta for FM voice 4
0xFEFF03B0	0	FM5_EN	enable signal for FM voice 5
0xFEFF03B2	0-31	FM5_THETA	theta for FM voice 5
0xFEFF03C0	0	FM6_EN	enable signal for FM voice 6
0xFEFF03C2	0-31	FM6_THETA	theta for FM voice 6
0xFEFF03F0	0-3	FM_MOD	selects type of FM modulation
0xFEFF03FF	0	SYNTH_SEL	selects synthesizer - 0 for FM synth, 1 for waveguide

Table 4: Memory mapped registers in OPB synth peripheral

8 Digital Waveguide Sound Synthesis




Figure 8: Digital Waveguide

8.1 Overview

The Karplus Strong algorithm⁵ simulates the motion of a standing wave on a rigidly terminated string. This is implemented as a digital waveguide which consists of a delay line whose output is filtered and fed back to the input. The length of the delay line, N , determines the length of the 'string', and thus the output frequency. With the correct loop filter, $H(z)$, and appropriate input, the basic string sound can be augmented to sound like a specific stringed instrument.

8.2 Definitions

$N = \frac{f_s}{desired\ frequency}$. This needs to be varied depending on the desired note.
 $H(z)$ - Loop filter that shapes the waveform over time, providing frequency dependent damping and shaping the note's harmonics to mimic those of a specific stringed instrument.

$X(z)$ - Waveguide input - corresponds to the string excitation (eg. the 'attack' on the string). Early digital waveguides used white noise at the input which provides a very generic string sound.

8.3 MATLAB Code

The following MATLAB code implements the Karplus Strong plucked string synthesis algorithm, implemented as the following filter:

$$Y(z) = \frac{z^{-N}}{1 - H(z)z^{-N}} = \frac{z^{-N}}{-0.5z^{-N} - 0.5z^{-N-1}}$$

```

function Y = ks(f, fs, length)
%Karplus-Strong plucked string model
%   ks(f, fs, length)
  
```

⁵Smith, Julius O. "The Karplus Strong Algorithm", http://www-ccrma.stanford.edu/~jos/waveguide/Karplus_Strong_Algorithm.html

```

%   f      = frequency
%   fs     = sampling frequency
%   length = time (seconds)

%length of delay line must be an integer:
N = fix(fs/f);

b1 = [zeros(1, N) 1];
a1 = [1 zeros(1, N-1) -.5 -.5];

Zi = rand(1, max(max(size(a1)), max(size(b1))) - 1);

Y = filter(b1, a1, X, Zi);

```

8.4 Implementation

We adapted the above MATLAB code into a state machine in VHDL utilizing a large RAM for the delay line. As with the rest of the project, each sample is 16 bits wide. The delay line RAM is 256 x 16 bits. This gives us a minimum frequency of $\frac{f_s}{256} \approx 95$ Hz (F2), comparable to the frequency of the lowest note on a guitar (E2 is 82 Hz). This uses up one of the block RAMs available on the Xilinx FPGA.

When the waveguide is enabled (and not resetting), the state machine cycles through the delay line, shifting each sample down and performs feedback at the end. This process takes about 1200 clock cycles per sample in the worst case (for a delay line of length 256) which meets the requirements of the system's 24.414 kHz sampling rate. The only input needed for this module will be the length of the delay line, as well as enable and reset (used to reinitialize the delay line) signals.

To reduce complexity and eliminate the need for multipliers, we decided to use a simple low pass filter for $H(z)$:

$$H(z) = -0.5 * (1 + z^{-1})$$

This filter will pass low frequencies ($f_c = f_s/4 = 6103.5$ Hz) with slight attenuation, so high frequency harmonics will be attenuated quickly. The resulting frequency dependent dampening effect also results in high frequency notes decaying faster than low frequency notes, as with a real instrument. The problem with this $H(z)$ is that for frequencies less than about 1 kHz the gain is very close to unity. So while a note's higher order harmonics will die away realistically, the fundamental for notes in lower octaves will die away very slowly.

We also had to take some shortcuts in choosing an appropriate excitation signal. In order to accurately model an acoustic guitar, as was our initial

intention, the length of this signal would need to be many thousand samples long⁶. Due to the limited resources available on the FPGA (each block RAM can only hold 256 16 bit samples) it proved to be impossible to include a lookup table for the excitation signal in our design. Instead we used a shorter white noise excitation signal that consumes fewer resources.

Since we were unable to use the more complex waveguide documented in our design document, we implemented the Karplus-Strong plucked string synthesis algorithm, based on a simple low pass loop filter and a white noise excitation signal.

The final shortcoming of the waveguide is that it is not perfectly in tune for very high frequencies. This is because the fundamental frequency of the waveguide's output is inversely proportional to the length of the delay line (N) and N is rarely an integer. So for high frequency notes, which require short delay lines, the fractional part of N becomes very significant. In order to ensure that each note is in tune, we would need to implement a fractional delay corresponding to a noninteger N . To do this we would need to use an interpolation filter, whose coefficients also vary with N . Given the limited space on the FPGA and the complexity of doing complex arithmetic in hardware, we decided that it would be too difficult to compute these coefficients on the fly. Therefore, we only support integer valued N , so some notes are slightly out of tune. This and our maximum delay line length of 256 required us to only support a subset of notes available in the MIDI specification with the waveguide synthesizer. To ensure that we only play notes that are in tune, we ignore any MIDI events on keys greater than 94 and less than 43. This corresponds to the 5 lowest and the 2 highest keys on the MIDI controller we are using.

While we had to take some shortcuts to reduce complexity and keep the design small enough, overall the sound is satisfactory and in tune. While it sounds slightly artificial, it still has a realistic sounding attack and decay.

9 FM Synthesis

FM Synthesis is a technique for generating sounds with rich harmonic content with relatively low computational expense. With the right choice of carrier and modulating signals, different musical sounds and tones can be created to great effect. We have implemented several different modulation schemes to produce 10 different FM sounds.

⁶Weiss, Ron and Steven Sanders "Synthesizing a Guitar Using Physical Modeling Techniques" <http://www1.cs.columbia.edu/~ronw/dsp/>

9.1 Mathematical Basis

The basic FM equation is:

$$x(t) = A(t) \cos\left(\omega_c t + I(t) \cos(\omega_m t + \phi_m) + \phi_c\right)$$

$A(t)$ is the amplitude envelope, and in the simplest case may be set to a constant. $I(t)$ controls the depth of the modulation. It may also be constant, and its exact value is not critical. A higher value produces a wider modulation range which creates a much more dramatic sweep in frequency. ω_c and ω_m are the carrier and modulating frequencies, respectively. It is the ratio of those two quantities that determines the ‘flavor’ of the sound. Adjusting this ratio can generate musical sounds that range in type from trumpets and brass, to woodwinds, and more.

9.2 Implementation

In our project, we use a VHDL hardware module to perform the aforementioned computations. Sine waves of different frequencies will be generated from ROM containing the value of $\cos(x)$ for many values of x . The ROM contains 256 samples corresponding to a full cosine period, which was experimentally determined to be mostly adequate for our purposes. It produces adequate fidelity sound, and easily fits on the FPGA. The same ROM can be used to generate sinusoids of arbitrary frequency by indexing the ROM at position $\text{floor}(f * x)$, where f is the normalized frequency, represented as a fixed point two’s complement number. The decimal truncation is required due to the finite size of the cosine ROM. The quantization of the sine function produces high frequency noise, but it is inaudible.

9.3 Computational Complexity and Polyphony

Any good synthesizer has the ability to produce multiple tones simultaneously. To see if this is possible with our system, we must discuss timing. As discussed earlier, a new sample of audio output must be prepared for output once every 2048 cycles. In our preliminary tests, we found that generating the next sample of a simple sine wave could be done in as few as two clock cycles, and that adding additional sinusoids to the mix required an additional 3 clock cycles per sinusoid. For FM synthesis, more steps are involved. These include multiple accesses of the cosine ROM per voice, as well as adding correct multiples of the cosine values to the carrier frequency.

To generate a sample, the cosine ROM must be accessed six times per voice in every 2048 clock cycles. The first three cycles access ROM for the modulation frequency and set the next value of x for that wave. The second three cycles access the ROM for the carrier frequency (which is offset, based on the value of the modulation frequency). The value of the sample is then

stored and the value for x for the voice is incremented. Once every 2048 cycles, all the voice samples are added and output to the audio_out module.

The values for x of each voice's modulation and carrier are incremented each iteration by constants that determines the frequencies. This works because the constant determines how 'fast' we step through the cosine ROM, which in effect stretches or shrinks the cosine wave to achieve different frequency waves. The constants are stored as fixed point decimal numbers, and as they are used to increment the running sum for x , the integer part is used to index the ROM, allowing us to step through the ROM at arbitrary frequencies (although as the frequencies get very high, the relatively low resolution of the ROM begins to become apparent. This only happens at very high frequencies though, toward the last 2 or 3 keys on the our 61 key keyboard.) The constants for the carrier waves are directly determined from the frequency (in Hz) and fed into the module as inputs, which in turn determine the modulation constants. The carrier frequencies determine the modulation frequency constants in conjunction with the CToM input of the fm_synth module. This input is used to select a carrier to modulation ratio so that we can choose different instrument types by changing the input value.

The fm_synth module currently has support for six simultaneous voices, each of which is controlled by its own state machine. The state machines are controlled by individual voice enables which are in turn controlled by the MIDI control program through the UART.

10 Audio Output Module

10.1 General Description

This module reads a 16 bit sample from its input, and outputs it one bit at a time to the onboard DAC. The onboard DAC expects stereo audio in two channels. To produce a mono signal, we must output the 16 bit sample two consecutive times - once for the left and once for the right. The DAC also expects sound samples to arrive at 48.8kHz. We have chosen to support audio at 24.4kHz to give adequate signal processing time in between samples as demanded by the digital waveguide algorithm. We therefore repeat each sample an additional two times, or four times total, in order to halve the sampling frequency and produce mono sound.

10.2 Implementation

The DAC requires 3 clock signals.

MCLK is a 12.5 MHz 'master clock.'

BCLK is a 1.5625 MHz clock (this is the serial clock, which determines how fast the sample bits are output to the DAC).

LRCK is derived by dividing down the BCLK, to obtain a 48.828 khz clock. ($\frac{1.5625}{25}$ MHz = 48.828 kHz)

This is used by the DAC to time between individual left and right audio signals. However we will generating monoaural sound, so we will be producing 24 samples per second by holding each sample for twice as long in the shift register. Every 16 cycles of BCLK, LRCK shifts to indicate that a new




Figure 9: Timing for the Audio Codec

sample is being output. The STDI line represents how the highest order bit of each sample is output first, followed by the next 15, one at each BCLK cycle.

11 Example Instrument Waveforms

The following figures try to show what a typical waveform for each instrument (program) looks like on our synthesizer. The figures are intended to provide a general shape of the waveform for each instrument, and do not suggest anything about the amplitude or frequency of the sound. The signal was conditioned prior to viewing on the oscilloscope with a first order series RC lowpass filter to attenuate noise at the frequency of the DAC, which is 24.414 kHz. This frequency is not audible by our ears, and is consequently not part of the sound.



Figure 10: A Karplus Strong Waveform




Figure 11: A Pure Sine Waveform




Figure 12: A Weird Waveform




Figure 13: A Too Much Vibrato Waveform




Figure 14: A Trumpet Waveform




Figure 15: An Electric Guitar I Waveform




Figure 16: A Clarinet Waveform




Figure 17: An Electric Guitar II Waveform




Figure 18: A Cello Waveform




Figure 19: A Metallic Organ Waveform




Figure 20: A Carnival Waveform

Part III

Conclusions

12 Who Did What?

- Audio Out Module - Gabriel Glaser
- Waveguide - Ron Weiss, Gabriel Glaser
- FM Synthesizer - Scott Arfin, Gabriel Glaser
- MIDI RS-232 Adapter/Test UART - Scott Arfin
- OPB Peripheral - Ron Weiss
- C Code - Ron Weiss

13 Lessons Learned

13.1 Scott

I learned about the design and integration of a large system. In my training in analog circuits courses, I frequently had to analyze and design circuits that did tasks that we take for granted in an embedded system. I relied on device equations and circuits analysis techniques to gain intuition and understanding at a very low level. TerrorMouse has been the largest and most complicated project I have ever worked on during my studies, and I learned that on a large project, I cannot always achieve understanding at the lowest possible level, or reinvent the wheel every time I need to add the next function or feature. It's a different style of designing from what I am used to, and getting used to this kind of black box, interface based abstraction in order to put a large system with several parts together has been an important learning experience for me. I have also come to understand the beauty of the embedded system as a concept. With the flexibility of designing in hardware and software, a designer can achieve a best of both worlds solution. I feel we accomplished this in TerrorMouse, with modules requiring excellent timing accuracy and speed, such as the FM and Waveguide synthesizers and MIDI receiver in hardware, and the overall control system in software. Because of the way our design is integrated, many modifications to our design can be made quickly and easily in the software rather than the hardware.

13.2 Gabe

Large consideration should put into sheer amount and complexity of logic from the very beginning stages of a project in embedded system, as we ran

into significant issues as we began to fill the board to capacity. This introduced very unpredictable behavior, probably due to the increased difficulty that the FPGA algorithm encounters at very high usage levels.

It is important not to think of VHDL as a language of programming, but as a language of design. It is far easier to efficiently design in VHDL with the mindset that you are 'describing' a circuit, and not coding an algorithm, per say.

Simulation is key to effectively debugging VHDL code quickly. While trial and error is possible, and LED indicators help, it is very useful to see individual signals as they change while trying to examine circuit behavior.

13.3 Ron

While working on this project I learned to appreciate the value of good documentation more than ever. The only way we were able to create an OPB peripheral to integrate our hardware with C code running on the Microblaze was by reading other people's code and the Xilinx documentation on the class website. The code from the early labs was essential to this. Similarly access to the MIDI spec was key to allowing us to talk to the keyboard. Open standards are good.

Even though its utility was downplayed in class, one thing that really helped in VHDL development was the use of a simulator for debugging purposes. Given our limited exposure to HDLs before this class it was sometimes difficult for us to write code that synthesized the way we expected. We used the Sonata VHDL compiler/simulator (<http://www.symphonyeda.com/>) to help debug the more complex state machines used in the different synthesizers.

Finally, as with all other projects, the key to success lies in starting early. Our group began work on the project almost immediately. I had basic VHDL code for the waveguide written during spring break. It is only by starting early and steadily working on TerrorMouse that we were able to finish it about two weeks before it was due, thus avoiding sleepless nights in the lab with the rest of the class.

14 Future Work

There are a number of areas in which we could improve TerrorMouse in the future:

- Interrupts - To ensure that the synthesizer never missed any incoming messages, it is important to properly buffer whatever comes into the UART Lite. As it stands now, our C code is just an infinite loop that constantly polls the UART's receive FIFO for new data. While this has worked for us in practice, a better solution would be to implement

interrupts and have a specialized interrupt handler that buffers any incoming data. This way we do not have to rely on the limited size of the UART Lite's FIFO and can better ensure that we do not miss any data during processing. This becomes especially important if we want to support additional MIDI messages which would further increase processing time.

- Waveguide Synthesizer - We decided to implement a simplified version of our original design for the waveguide synth. An improved version could implement the acoustic guitar model describe in <http://www.cs.columbia.edu/~ronw/dsp/>. This includes implementing a more complex loop filter and using the correct excitation signal for the instrument.
- FM Synthesizer - While we were able to create many different sounds using this algorithm, we barely scratched the surface in terms of the many different kinds of modulation. Specifically, we did not allow for time-varying $I(t)$, which would open up many new sonic possibilities. In addition, the different FM patches are currently hardcoded into the VHDL code. It would be better if there was a way to allow the specific parameters to be passed in via software to allow maximal customizability without having to deal with VHDL and long recompile times for hardware.
- MIDI Controller - Unfortunately, the only MIDI controller we were able to procure for this project was not velocity sensitive, so we essentially ignored the velocity data. It would be good to modify our synthesis algorithms to respond to the key velocity, to allow for more musical expression in terms of dynamics.

Part IV

Code Listings

15 Configuration Files

15.1 system.mss

```
PARAMETER VERSION = 2.0.0
PARAMETER HW_SPEC_FILE = system.mhs

BEGIN PROCESSOR
PARAMETER HW_INSTANCE = mymicroblaze
PARAMETER DRIVER_NAME = cpu
PARAMETER DRIVER_VER = 1.00.a
```

```

PARAMETER EXECUTABLE = hello_world.elf
PARAMETER COMPILER = microblaze-gcc
PARAMETER ARCHIVER = microblaze-ar
PARAMETER DEFAULT_INIT = EXECUTABLE
PARAMETER STDIN = myuart
PARAMETER STDOUT = myuart
END

BEGIN DRIVER
PARAMETER HW_INSTANCE = lmb_lmb_bram_if_crtl_r_0
PARAMETER DRIVER_NAME = generic
PARAMETER DRIVER_VER = 1.00.a
END

```

15.2 system.mhs

```

# Parameters
PARAMETER VERSION = 2.0.0

# Global Ports

PORT FPGA_CLK1 = FPGA_CLK1, DIR = IN
PORT RS232_TD = RS232_TD, DIR=OUT
PORT RS232_RD = RS232_RD, DIR=IN

PORT RIGHT_LED = RIGHT_LED, DIR = OUT, VEC = [7:0]
PORT LEFT_LED = LEFT_LED, DIR = OUT, VEC = [7:0]
PORT BAR_LED = BAR_LED, DIR = OUT, VEC = [9:0]

```

```

PORT AU_CSN_N = AU_CSN_N, DIR=OUT
PORT AU_BCLK = AU_BCLK, DIR=OUT
PORT AU_MCLK = AU_MCLK, DIR=OUT
PORT AU_LRCK = AU_LRCK, DIR=OUT
PORT AU_SDTI = AU_SDTI, DIR=OUT
PORT AU_SDTOO = AU_SDTOO, DIR=IN

```

```
# Sub Components
```

```

BEGIN microblaze
PARAMETER INSTANCE = mymicroblaze
PARAMETER HW_VER = 2.00.a
PARAMETER C_USE_BARREL = 1
PARAMETER C_USE_ICACHE = 0

```

```

PORT Clk = sys_clk
PORT Reset = fpga_reset
# PORT Interrupt = intr
BUS_INTERFACE DLMB = d_lmb
BUS_INTERFACE ILMB = i_lmb
BUS_INTERFACE DOPB = myopb_bus
BUS_INTERFACE IOPB = myopb_bus
END

BEGIN bram_block
PARAMETER INSTANCE = bram
PARAMETER HW_VER = 1.00.a
BUS_INTERFACE PORTA = conn_0
BUS_INTERFACE PORTB = conn_1
END

BEGIN clkgen
PARAMETER INSTANCE = clkgen_0
PARAMETER HW_VER = 1.00.a
PORT FPGA_CLK1 = FPGA_CLK1
PORT sys_clk = sys_clk
PORT pixel_clock = pixel_clock
PORT fpga_reset = fpga_reset
END

BEGIN lmb_lmb_bram_if_cntlr
PARAMETER INSTANCE = lmb_lmb_bram_if_cntlr_0
PARAMETER HW_VER = 1.00.a
PARAMETER C_BASEADDR = 0x00000000
PARAMETER C_HIGHADDR = 0x00000FFF
BUS_INTERFACE DLMB = d_lmb
BUS_INTERFACE ILMB = i_lmb
BUS_INTERFACE PORTA = conn_0
BUS_INTERFACE PORTB = conn_1
END

BEGIN opb_v20
PARAMETER INSTANCE = myopb_bus
PARAMETER HW_VER = 1.10.a
PARAMETER C_DYNAM_PRIORITY = 0
PARAMETER C_REG_GRANTS = 0
PARAMETER C_PARK = 0
PARAMETER C_PROC_INTRFCE = 0
PARAMETER C_DEV_BLK_ID = 0

```

```

PARAMETER C_DEV_MIR_ENABLE = 0
PARAMETER C_BASEADDR = 0x0fff1000
PARAMETER C_HIGHADDR = 0x0fff10ff
PORT SYS_Rst = fpga_reset
PORT OPB_Clk = sys_clk
END

BEGIN lmb_v10
PARAMETER INSTANCE = d_lmb
PARAMETER HW_VER = 1.00.a
PORT LMB_Clk = sys_clk
PORT SYS_Rst = fpga_reset
END

BEGIN lmb_v10
PARAMETER INSTANCE = i_lmb
PARAMETER HW_VER = 1.00.a
PORT LMB_Clk = sys_clk
PORT SYS_Rst = fpga_reset
END

BEGIN opb_synth
PARAMETER INSTANCE = mysynth
PARAMETER HW_VER = 1.00.a
PARAMETER C_BASEADDR = 0xFEFF0300
PARAMETER C_HIGHADDR = 0xFEFF03ff
PORT OPB_Clk = sys_clk
BUS_INTERFACE SOPB = myopb_bus
PORT FPGA_clk = sys_clk
END

BEGIN opb_uartlite
PARAMETER INSTANCE = myuart
PARAMETER HW_VER = 1.00.b
PARAMETER C_CLK_FREQ = 50_000_000
PARAMETER C_USE_PARITY = 0
PARAMETER C_BAUDRATE = 31_250
PARAMETER C_DATA_BITS = 8
PARAMETER C_BASEADDR = 0xFEFF0100
PARAMETER C_HIGHADDR = 0xFEFF01FF
PORT OPB_Clk = sys_clk
BUS_INTERFACE SOPB = myopb_bus
PORT RX=RS232_RD
PORT TX=RS232_TD

```

```

END

BEGIN opb_xsbleds
PARAMETER INSTANCE = leds
PARAMETER HW_VER = 1.00.a
PARAMETER C_BASEADDR = 0xFEFF0200
PARAMETER C_HIGHADDR = 0xFEFF02ff
PORT OPB_Clk = sys_clk
BUS_INTERFACE SOPB = myopb_bus
PORT RIGHT_LED = RIGHT_LED
PORT LEFT_LED = LEFT_LED
PORT BAR_LED = BAR_LED
END

```

15.3 system.ucf

```

#net sys_clk period = 18.000;

net FPGA_CLK1 loc="p77";

net RS232_TD loc="p71";
net RS232_RD loc="p73";

net LEFT_LED<0> loc="p153";
net LEFT_LED<1> loc="p145";
net LEFT_LED<2> loc="p141";
net LEFT_LED<3> loc="p135";
net LEFT_LED<4> loc="p126";
net LEFT_LED<5> loc="p120";
net LEFT_LED<6> loc="p116";
net LEFT_LED<7> loc="p108";

net RIGHT_LED<0> loc="p127";
net RIGHT_LED<1> loc="p129";
net RIGHT_LED<2> loc="p132";
net RIGHT_LED<3> loc="p133";
net RIGHT_LED<4> loc="p134";
net RIGHT_LED<5> loc="p136";
net RIGHT_LED<6> loc="p138";
net RIGHT_LED<7> loc="p139";

net BAR_LED<0> loc="p83";
net BAR_LED<1> loc="p84";

```

```

net BAR_LED<2> loc="p86";
net BAR_LED<3> loc="p87";
net BAR_LED<4> loc="p88";
net BAR_LED<5> loc="p89";
net BAR_LED<6> loc="p93";
net BAR_LED<7> loc="p94";
net BAR_LED<8> loc="p140";
net BAR_LED<9> loc="p146";

net AU_CSN_N loc="p165";
net AU_BCLK loc="p166";
net AU_MCLK loc="p167";
net AU_LRCK loc="p168";
net AU_SDTI loc="p169";
net AU_SDT00 loc="p173";

```

15.4 Makefile

```

SYSTEM = system

MHSFILE = system.mhs

MSSFILE = system.mss

MVSFILE = system.mvs

FPGA_ARCH = spartan2e

DEVICE = xc2s300epq208-6

LANGUAGE = verilog

PLATGEN_OPTIONS = -p $(FPGA_ARCH) -lang $(LANGUAGE)

LIBGEN_OPTIONS = -p $(FPGA_ARCH) $(MYMICROBLAZE_LIBG_OPT)

# Paths

XILINX = /usr/cad/xilinx/ise6.1i
ISEBINDIR = $(XILINX)/bin/lin
ISEENVCMDS = LD_LIBRARY_PATH=$(ISEBINDIR) XILINX=$(XILINX) PATH=$(ISEBINDIR)

XILINX_EDK = /usr/cad/xilinx/edk3.2

```

```

MICROBLAZE = /usr/cad/xilinx/gnu
MBBINDIR = $(MICROBLAZE)/bin
XESSBINDIR = /usr/cad/xess/bin

# Executables

XST = $(ISEENVCMDS) $(ISEBINDIR)/xst
XFLOW = $(ISEENVCMDS) $(ISEBINDIR)/xflow
BITGEN = $(ISEENVCMDS) $(ISEBINDIR)/bitgen
XSLOAD = $(XESSBINDIR)/xsload
XESS_BOARD = XSB-300E

MYMICROBLAZE_CC = $(MBBINDIR)/microblaze-gcc
MYMICROBLAZE_CC_SIZE = $(MBBINDIR)/microblaze-size

SIM_COMP_SCRIPT = simulation/$(SYSTEM)_comp.do

SIM_INIT_SCRIPT = simulation/$(SYSTEM)_init.do

SIMGEN_OPTIONS = -p $(FPGA_ARCH) -lang $(LANGUAGE)

MYMICROBLAZE_OUTPUT = hello_world.elf

LIBRARIES = mymicroblaze/lib/libxil.a

# External Targets

all:
@echo "Makefile to build a Microprocessor system :"
@echo "Run make with any of the following targets"
@echo "  make libs      : Configures the sw libraries for this system"
@echo "  make program   : Compiles the program sources for all the processor instances"
@echo "  make netlist    : Generates the netlist for this system ($(SYSTEM)) "
@echo "  make bits      : Runs Implementation tools to generate the bitstream"
@echo "  make init_bram: Initializes bitstream with BRAM data"
@echo "  make download   : Downloads the bitstream onto the board"
@echo "  make sim        : Generates simulation models and runs simulator"
@echo "  make netlistclean: Deletes netlist"
@echo "  make hwclean   : Deletes implementation dir"
@echo "  make libsclean: Deletes sw libraries"
@echo "  make programclean: Deletes compiled ELF files"
@echo "  make simclean  : Deletes simulation dir"
@echo "  make clean      : Deletes all generated files/directories"
@echo " "

```

```

@echo " make <target> : (Default)"
@echo "      Creates a Microprocessor system using default initializations"
@echo "      specified for each processor in MSS file"

bits: implementation/$(SYSTEM).bit

ace: implementation/$(SYSTEM).ace

netlist: implementation/$(SYSTEM).ngc

libs: $(LIBRARIES)

program:: $(MYMICROBLAZE_OUTPUT)

download: implementation/download.bit dummy
@echo ****
@echo "Downloading Bitstream onto the target board"
@echo ****
$(XSLOAD) -fpga -b $(XESS_BOARD) implementation/download.bit

init_bram: implementation/download.bit

clean: hwclean libs clean programclean simclean
rm -f bram_init.sh
rm -f _impact.cmd

hwclean: netlistclean
rm -rf implementation synthesis xst hdl
rm -rf xst.srp $(SYSTEM).srp

netlistclean:
rm -f implementation/$(SYSTEM).bit implementation/$(SYSTEM).ncd implementation/$(SYS

simclean:
rm -rf simulation

libs clean: MYMICROBLAZE_LIBSCLEAN

programclean: MYMICROBLAZE_PROGRAMCLEAN

#####
# TARGETS/MACROS FOR PROCESSOR MYMICROBLAZE
#####

```

```

#MYMICROBLAZE_SOURCES=c_source_files/bintree
#MYMICROBLAZE_CSRC=patsubst(%, %.c, $(MYMICROBLAZE_SOURCES))
#MYMICROBLAZE_OBJS=patsubst(%, %.o, $(MYMICROBLAZE_SOURCES))

#MYMICROBLAZE_CSRC=c_source_files/bintree.c
MYMICROBLAZE_OBJS=c_source_files/hello.o

MYMICROBLAZE_MODE = executable

# CC1
MYMICROBLAZE_CC_CFLAGS =
MYMICROBLAZE_CC_OPT = -O3 #-mxl-gp-opt
MYMICROBLAZE_CC_DEBUG_FLAG =# -gstabs
MYMICROBLAZE_INCLUDES = -I./mymicroblaze/include/ # -I
MYMICROBLAZE_CFLAGS = \
$(MYMICROBLAZE_CC_CFLAGS) \
-mxl-barrel-shift \
$(MYMICROBLAZE_CC_OPT) \
$(MYMICROBLAZE_CC_DEBUG_FLAG) \
$(MYMICROBLAZE_INCLUDES)

# LD
MYMICROBLAZE_LD_FLAGS =# -Wl,-M
#MYMICROBLAZE_LINKER_SCRIPT = -Wl,-T -Wl,mylinkscript
MYMICROBLAZE_LINKER_SCRIPT =
MYMICROBLAZE_LIBPATH = -L./mymicroblaze/lib/ # -L
MYMICROBLAZE_CC_START_ADDR_FLAG= -Wl,-defsym -Wl,_TEXT_START_ADDR=0x00000000
MYMICROBLAZE_CC_STACK_SIZE_FLAG= -Wl,-defsym -Wl,_STACK_SIZE=0x200
MYMICROBLAZE_LFLAGS = \
-xl-mode-$(MYMICROBLAZE_MODE) \
$(MYMICROBLAZE_LD_FLAGS) \
$(MYMICROBLAZE_LINKER_SCRIPT) \
$(MYMICROBLAZE_LIBPATH) \
$(MYMICROBLAZE_CC_START_ADDR_FLAG) \
$(MYMICROBLAZE_CC_STACK_SIZE_FLAG)

#here is the compilation
$(MYMICROBLAZE_OBJS) : %.o : %.c
echo $<
PATH=$(MBBINDIR) $(MYMICROBLAZE_CC) $(MYMICROBLAZE_CFLAGS) -c $< -o $@

#here is the linking

```

```

$(MYMICROBLAZE_OUTPUT) : $(LIBRARIES) $(MYMICROBLAZE_OBJS)
PATH=$(MBBINDIR) $(MYMICROBLAZE_CC) $(MYMICROBLAZE_LFLAGS) \
$(MYMICROBLAZE_OBJS) -o $(MYMICROBLAZE_OUTPUT)

$(MYMICROBLAZE_CC_SIZE) $(MYMICROBLAZE_OUTPUT)

MYMICROBLAZE_LIBSCLEAN:
rm -rf mymicroblaze/lib/

MYMICROBLAZE_PROGRAMCLEAN:
rm -f $(MYMICROBLAZE_OUTPUT)

#####
# TARGETS/MACROS FOR XILINX IMPLEMENTATION FLOW
#####

implementation/download.bit: implementation/$(SYSTEM).bit $(MYMICROBLAZE_OUTPUT)
@cp -f implementation/$(SYSTEM)_bd.bmm .
@echo "*****"
@echo "Initializing BRAM contents of the bitstream"
@echo "*****"
$(ISEENVCMDS) ./bram_init.sh
@rm -f $(SYSTEM)_bd.bmm

implementation/$(SYSTEM).bit: implementation/$(SYSTEM).ngc etc/fast_runtime.opt etc,
@echo "Copying Xilinx Implementation tool scripts.."
@cp -f etc/bitgen.ut implementation/
@cp -f etc/fast_runtime.opt implementation/
@cp -f data/$(SYSTEM).ucf implementation/$(SYSTEM).ucf
@echo "*****"
@echo "Running Xilinx Implementation tools.."
@echo "*****"
$(XFLOW) -wd implementation -p $(DEVICE) -implement fast_runtime.opt $(SYSTEM).ngc
cd implementation; $(BITGEN) -f bitgen.ut $(SYSTEM)

implementation/$(SYSTEM).ngc: $(MHSFILE)
@echo "*****"
@echo "Creating system netlist for hardware specification.."
@echo "*****"
XILINX=$(XILINX) XILINX_EDK=$(XILINX_EDK) perl -I $(XILINX_EDK)/bin/nt/perl5lib $(
echo "Running iSE XST..."
perl synth_modules.pl <synthesis/xst.scr >xst.scr
$(XST) -ifn xst.scr

```

```

rm -r xst xst.scr
$(XST) -ifn synthesis/$(SYSTEM).scr

$(LIBRARIES): $(MHSFILE) $(MSSFILE)
@echo ****
@echo "Creating software libraries..."
@echo ****
PATH=$$PATH:$(MBBINDIR) XILINX=$(XILINX) XILINX_EDK=$(XILINX_EDK) perl -I $(XILINX_I

$(SIM_INIT_SCRIPT) : $(SIM_COMP_SCRIPT) $(MYMICROBLAZE_OUTPUT)
@echo ****
@echo "Initializing simulation models..."
@echo ****
simgen $(SIMGEN_OPTIONS) -i $(MVSFILE)

$(SIM_COMP_SCRIPT) : simulation/$(SYSTEM)_sim.bmm $(MVSFILE) __xps/simgen.opt
@echo ****
@echo "Creating simulation models..."
@echo ****
simgen $(SIMGEN_OPTIONS) $(MVSFILE)

simulation/$(SYSTEM)_sim.bmm: implementation/$(SYSTEM).bit
platgen -bmm $(PLATGEN_OPTIONS) -st xst $(SYSTEM).mhs

dummy:
@echo ""

```

16 C Code

16.1 hello.c

```

//EE4840 - TerrorMouse MIDI Synthesizer - main program
/by Ron Weiss

#include "xbasic_types.h"
#include "xio.h"
//#include "xintc_1.h"
//#include "xparameters.h"

#include "synth.h"
#include "wglookup.h"
#include "fmlookup.h"

```

```

#define UART_ADDR    0xFEFF0100
#define UART_RXFIFO  0xFEFF0100
#define UART_TXFIFO  0xFEFF0104
#define UART_STATUS  0xFEFF0108
#define UART_CTRL    0xFEFF010C

main()
{
    unsigned int x;
    unsigned char byte = 0;
    unsigned char status = 0, databytes = 0;
    unsigned char data[2] = {0, 0};
    unsigned char key = 0, vel = 0;
    unsigned char synth_sel = 0, fm_mod = 0, fm_octave = 0;

    unsigned char wgs[WG_VOICES] = {0, 0, 0, 0, 0, 0, 0};
    unsigned char fms[FM_VOICES] = {0, 0, 0, 0, 0, 0};

    /*
     * Initialization
     */

    //shut off LEDs
    for(x = 0; x < 256; x += 4)
        XIo_Out32(LED_ADDR+x, 0);

    //zero synth inputs
    for(x = 0; x < 256; x += 4)
        XIo_Out32(SYNTH_ADDR+x, 0);

    //turn on waveguide by default
    synth_sel = SEL_WG;
    XIo_Out8(SYNTH_SEL, synth_sel);

    //set up uartlite - disable interrupts/reset FIFOs
    XIo_Out32(UART_CTRL, 0);

    /*
     * The main loop - where the magic happens
     */

    for(;;)

```

```

{

//wait for new byte in UART_RXFIFO
if(XIo_In32(UART_STATUS) & 0x01)
{
    byte = XIo_In32(UART_RXFIFO);

    //first bit of status message is 1
    if(byte >> 7)
    {
        status = byte >> 4;
        data[0] = 0;
        data[1] = 0;
        databytes = 0;
    }
    else
    {
        data[databytes] = byte;
        databytes++;
    }

    //show something on the leds (key number or program number for our
    //purposes)
    XIo_Out8(LED_ADDR+8, data[0]);

    if(databytes == 2) //2 data byte messages
    {
        key = data[0];
        vel = data[1];

        switch(synth_sel)
        {
            case SEL_FM:
                switch(status)
                {
                    case MIDI_NOTEON:
                        //turn off FM voice corresponding to key
                        for(x=0; x <= FM_VOICES-1; x++)
                        {
                            if(fms[x] == key)
                            {
                                fms[x] = 0;
                                fm_off(x);
                                break;
                            }
                        }
                }
        }
    }
}

```

```

        }
        break;
    case MIDI_NOTEON:
        if(vel != 0) //note on
        {
            //find unused fm voice
            for(x=0; x <= FM_VOICES-1; x++)
            {
                if(fms[x] == 0)
                {
                    fms[x] = key;
                    fm_on(x, fm_notes[key - fm_octave]);
                    break;
                }
            }
        }
        else //note off if we get note on message with vel=0
        {
            //turn off fm voice corresponding to key
            for(x=0; x <= FM_VOICES-1; x++)
            {
                if(fms[x] == key)
                {
                    fms[x] = 0;
                    fm_off(x);
                    break;
                }
            }
        }
        break;
    } //switch status
    break;
case SEL_WG:
    switch(status)
    {
        case MIDI_NOTEON:
            //turn off waveguide corresponding to key
            for(x=0; x <= WG_VOICES-1; x++)
            {
                if(wgs[x] == key)
                {
                    wgs[x] = 0;
                    wg_off(x);
                    break;
                }
            }
    }
}

```

```

        }
    }
    break;
case MIDI_NOTEON:
    if(vel != 0 && key > 43 && key < 95) //note on
    {
        //find empty waveguide
        for(x=0; x <= WG_VOICES-1; x++)
        {
            if(wgs[x] == 0)
            {
                wgs[x] = key;
                wg_on(x, wg_notes[key]);
                break;
            }
        }
    }
else //note off if we get note on message with velocity of 0
{
    //turn off waveguide corresponding to key
    for(x=0; x <= WG_VOICES-1; x++)
    {
        if(wgs[x] == key)
        {
            wgs[x] = 0;
            wg_off(x);
            break;
        }
    }
}
break;
} //switch status
} //switch synth_sel

//reset registers and wait for next message
databytes = 0;
}
//we're only interpreting one message with only 1 data byte
else if(status == MIDI_PROG && databytes == 1)
{
    if(data[0] == 0) //select waveguide
        synth_sel = SEL_WG;
    else if(data[0] <= FM_PATCHES)
    {

```

```

        synth_sel = SEL_FM;
        fm_mod     = data[0] - 1;

        //compensate for patches with large modulating frequency - shift
        if(data[0] == 4 || data[0] == 6 || data[0] == 8 || data[0] == 10)
            fm_octave = 12;
        else
            fm_octave = 0;
    }

    XIo_Out8(SYNTH_SEL, synth_sel);
    XIo_Out8(FM_MOD, fm_mod);

    //turn off stuck notes:
    for(x = 0; x <= 5; x++)
    {
        wgs[x] = 0;
        wg_off(x);
        fms[x] = 0;
        fm_off(x);
    }

    //reset registers and wait for next message
    databytes = 0;
}

} //if new byte ready
} //for
}

```

16.2 synth.h

```

#define LED_ADDR    0xFEFF0200
#define SYNTH_ADDR 0xFEFF0300

//synth control
#define SYNTH_SEL 0xFEFF03FF //0 for fm, 1 for waveguide
#define SEL_FM 0
#define SEL_WG 1

//waveguides
#define WG_VOICES 6
#define WG_ADDR    0xFEFF0310
#define WG_EN      0xFEFF0310
#define WG_RST     0xFEFF0311
#define WG_LEN     0xFEFF0312

```

```

#define wg_on(num, len) XIo_Out8(WG_LEN+((num)<<4),(len)); XIo_Out8(WG_EN+((num)<<4),
#define wg_off(num) XIo_Out8(WG_EN+((num)<<4), 0);

//fm synths
#define FM_PATCHES 10
#define FM_VOICES 6
#define FM_ADDR 0xFEFF0370
#define FM_EN 0xFEFF0370
#define FM_THETA 0xFEFF0372
#define FM_MOD 0xFEFF03F0
#define fm_on(num, theta) XIo_Out32(FM_THETA+((num)<<4), (theta)); XIo_Out8(FM_EN+(
#define fm_off(num) XIo_Out8(FM_EN+((num)<<4), 0);

//midi
#define MIDI_NOTEON 0x9
#define MIDI_NOTEON 0x9
#define MIDI_PROG 0xc //program change

```

16.3 fmlookup.h

```

static unsigned int fm_notes[128] = {
    702, 744, 788,
    835, 884, 937, 993, 1052, 1114,
    1181, 1251, 1325, 1404, 1488, 1576,
    1670, 1769, 1874, 1986, 2104, 2229,
    2362, 2502, 2651, 2809, 2976, 3153,
    3340, 3539, 3749, 3972, 4209, 4459,
    4724, 5005, 5303, 5618, 5952, 6306,
    6681, 7078, 7499, 7945, 8418, 8918,
    9448, 10010, 10606, 11236, 11904, 12612,
    13362, 14157, 14999, 15891, 16836, 17837,
    18897, 20021, 21212, 22473, 23809, 25225,
    26725, 28314, 29998, 31782, 33672, 35674,
    37795, 40043, 42424, 44946, 47619, 50451,
    53451, 56629, 59996, 63564, 67344, 71348,
    75591, 80086, 84848, 89893, 95239, 100902,
    106902, 113259, 119993, 127129, 134688, 142697,
    151182, 160172, 169697, 179787, 190478, 201804,
    213804, 226518, 239987, 254258, 269377, 285395,
    302365, 320345, 339394, 359575, 380956, 403609,
    427609, 453036, 479975, 508516, 538754, 570790,
    604731, 640690, 678788, 719150, 761913, 807219,
    855219, 906073, 959951, 1017032, 1077508
};

```

16.4 wglookup.h

```
//length = 56 (key 69) = A 440
unsigned char
wg_notes[128]={ 255, 255, 2830, 2670, 2520, 2380, 2240, 2120, //7
                2000, 1890, 1780, 1680, 1570, 1500, 1410, 1330, //15
                1259, 1188, 1212, 1059, 999, 943, 890, 840, //23
                793, 749, 707, 667, 629, 594, 561, 529, //31
                500, 472, 445, 420, 397, 374, 353, 333, //39
                315, 297, 265, 250, 236, 223, 210, 198, //47
                187, 177, 167, 157, 149, 140, 132, 125, //55
                118, 111, 105, 99, 94, 88, 83, 79, //63
                74, 70, 66, 62, 59, 56, 53, 50, //71
                47, 44, 42, 39, 37, 35, 33, 31, //79
                29, 28, 26, 25, 24, 22, 21, 20, //87
                19, 18, 17, 16, 15, 14, 13, 12, //95
                12, 11, 10, 9, 9, 8, 8, 7, //103
                7, 7, 6, 6, 6, 5, 5, 5, //111
                4, 4, 4, 4, 3, 3, 3, 3, //119
                3, 3, 2, 2, 2, 2}; //127
```

17 OPB_Synth Peripheral

17.1 Configuration Files

17.1.1 opb_synth_v2_0.pao

```
#####
#
# opb_core_ssp0 pao file
#
#####

#lib proc_common_v1_00_b      proc_common_pkg
#lib proc_common_v1_00_b      pselect
#lib proc_common_v1_00_b      or_muxcy
#lib ipif_common_v1_00_a     ipif_pkg
#lib ipif_common_v1_00_a     ipif_steer
#lib opb_bus_attach_v1_00_a   reset_mir
#lib opb_bus_attach_v1_00_a   opb_bus_attach
#lib opb_ipif_ssp0_v1_00_a   opb_ipif_ssp0

# --USER-- add all user core source files and change the following source to
#           your top level core name and library
```

```

lib opb_synth_v1_00_a opb_synth
lib opb_synth_v1_00_a audio_out
lib opb_synth_v1_00_a fm_synth
lib opb_synth_v1_00_a cosine_of_theta
lib opb_synth_v1_00_a waveguide
lib opb_synth_v1_00_a delayline

```

17.1.2 opb_synth_v2_0_0.mpd

```

#####
## 
## Microprocessor Peripheral Definition : generated by psfutil
##
#####

BEGIN opb_synth, IPTYPE = PERIPHERAL, EDIF=TRUE # --USER-- change core name

BUS_INTERFACE BUS = SOPB, BUS_STD = OPB, BUS_TYPE = SLAVE

## Generics for VHDL or Parameters for Verilog
PARAMETER c_baseaddr      = OxFFFFFFF, DT = std_logic_vector, MIN_SIZE = 0xFF
PARAMETER c_highaddr       = Ox00000000, DT = std_logic_vector
#PARAMETER c_mir_baseaddr = OxFFFFFFF, DT = std_logic_vector, MIN_SIZE = 0xFF
#PARAMETER c_mir_highaddr = Ox00000000, DT = std_logic_vector
#PARAMETER c_user_id_code = 3,          DT = integer
#PARAMETER c_include_mir  = 0,          DT = integer
PARAMETER c_opb_awidth    = 32,         DT = integer
PARAMETER c_opb_dwidth    = 32,         DT = integer
PARAMETER c_family        = spartan2e,  DT = string
# --USER-- Add user core parameters

## Ports
PORT opb_abus     = OPB_ABUS,      DIR = IN, VEC = [0:(c_opb_awidth-1)],      BUS = SOPP
PORT opb_be        = OPB_BE,        DIR = IN, VEC = [0:((c_opb_dwidth/8)-1)],    BUS = SOPP
PORT opb_clk        = "",           DIR = IN, BUS = SOPB
PORT opb_dbus      = OPB_DBUS,      DIR = IN, VEC = [0:(c_opb_dwidth-1)],      BUS = SOPP
PORT opb_rnw        = OPB_RNW,       DIR = IN,
PORT opb_RST        = OPB_RST,       DIR = IN,
PORT opb_select     = OPB_select,   DIR = IN,
PORT opb_seqaddr   = OPB_seqAddr,   DIR = IN,
PORT sln_dbus      = S1_DBus,      DIR = OUT, VEC = [0:(c_opb_dwidth-1)],    BUS = SOPP
PORT sln_errack    = S1_errAck,    DIR = OUT,
```

```

PORT sln_retry    = Sl_retry,      DIR = OUT,
PORT sln_toutsup = Sl_toutSup,   DIR = OUT,
PORT sln_xferack = Sl_xferAck,   DIR = OUT,
                                         BUS = SOPP
                                         BUS = SOPP
                                         BUS = SOPP

# --USER-- change to user core ports
--PORT led          = "",           DIR = OUT, VEC = [0:3]
PORT FPGA_clk = FPGA_clk, DIR = IN, BUS = SOPB, SIGIS = CLK

PORT AU_CSN_N = AU_CSN_N, DIR = OUT
PORT AU_BCLK  = AU_BCLK,  DIR = OUT
PORT AU_MCLK  = AU_MCLK,  DIR = OUT
PORT AU_LRCK  = AU_LRCK,  DIR = OUT
PORT AU_SDTI  = AU_SDTI,  DIR = OUT

END

```

17.2 VHDL Code

17.2.1 opb_synth.vhd

```

-- CSEEE4830 - TerrorMouse
-- by Ron Weiss
library ieee;
use ieee.std_logic_1164.all;
use IEEE.STD_LOGIC_ARITH.all;
use IEEE.STD_LOGIC_SIGNED.all;

-----
-- entity
-----

entity OPB_synth is  --USER-- change entity name
generic
(
  C_BASEADDR      : std_logic_vector(0 to 31) := X"FFFFFF";
  C_HIGHADDR     : std_logic_vector(0 to 31) := X"00000000";
  C_OPB_AWIDTH   : integer                  := 32;
  C_OPB_DWIDTH   : integer                  := 32;
  C_FAMILY        : string                  := "spartan2e"
);
port
(
  --Required OPB bus ports, do not add to or delete
  OPB_ABus       : in  std_logic_vector(0 to C_OPB_AWIDTH-1);

```

```

OPB_BE      : in  std_logic_vector(0 to C_OPB_DWIDTH/8-1);
OPB_Clk     : in  std_logic;
OPB_DBus    : in  std_logic_vector(0 to C_OPB_DWIDTH-1);
OPB_RNW     : in  std_logic;
OPB_Rst     : in  std_logic;
OPB_select  : in  std_logic;
OPB_seqAddr : in  std_logic;
Sln_DBus   : out std_logic_vector(0 to C_OPB_DWIDTH-1);
Sln_errAck  : out std_logic;
Sln_retry   : out std_logic;
Sln_toutSup : out std_logic;
Sln_xferAck : out std_logic;

--USER-- add user I/Os to port list
FPGA_clk : in  std_logic; -- FPGA clock
AU_CSN_N : out std_logic;
AU_BCLK   : out std_logic;
AU_MCLK   : out std_logic;
AU_LRCK   : out std_logic;
AU_SDTI   : out std_logic
);
end entity OPB_synth; --USER-- change entity name

-----
-- architecture
-----

architecture imp of OPB_synth is --USER-- change entity name

component audio_out
port (
clk : in std_logic;
rst : in std_logic;

sample_in : in std_logic_vector(15 downto 0);

AU_CSN_N : out std_logic;
AU_BCLK   : out std_logic;
AU_MCLK   : out std_logic;
AU_LRCK   : out std_logic;
AU_SDTI   : out std_logic
);
end component;

```

```

component fm_synth
port (
    clk      : in std_logic;
    sample_out : out std_logic_vector(15 downto 0);
    reset     : in std_logic;

    --offset inputs
    theta1_bres_in   : in std_logic_vector(31 downto 0);
    theta2_bres_in   : in std_logic_vector(31 downto 0);
    theta3_bres_in   : in std_logic_vector(31 downto 0);
    theta4_bres_in   : in std_logic_vector(31 downto 0);
    theta5_bres_in   : in std_logic_vector(31 downto 0);
    theta6_bres_in   : in std_logic_vector(31 downto 0);

    --enables
    theta1_en        : in std_logic;
    theta2_en        : in std_logic;
    theta3_en        : in std_logic;
    theta4_en        : in std_logic;
    theta5_en        : in std_logic;
    theta6_en        : in std_logic;

    --c/m ratio input
    cToM            : in std_logic_vector(7 downto 0)
);
end component;

component waveguide
port (
    clk      : in  std_logic;
    enable   : in  std_logic;
    reset    : in  std_logic;
    length   : in  std_logic_vector(7 downto 0);    -- length of delay line
    sample_out : out std_logic_vector(15 downto 0)
);
end component;

signal addr  : std_logic_vector(0 to 7);  -- local address
signal wdata : std_logic_vector(0 to 7);
signal rnw   : std_logic;
signal cs, xfer : std_logic;

signal byte_data : std_logic_vector(7 downto 0);
signal word_data : std_logic_vector(31 downto 0);

```

```

-- waveguide synth signals (6 voices)
signal wg1_en      : std_logic           := '1';
signal wg1_RST      : std_logic           := '0';
signal wg1_len     : std_logic_vector(7 downto 0) := "00000000";
signal wg1_out    : std_logic_vector(15 downto 0) := "000000000000000000";
signal wg2_en      : std_logic           := '1';
signal wg2_RST      : std_logic           := '0';
signal wg2_len     : std_logic_vector(7 downto 0) := "00000000";
signal wg2_out    : std_logic_vector(15 downto 0) := "000000000000000000";
signal wg3_en      : std_logic           := '1';
signal wg3_RST      : std_logic           := '0';
signal wg3_len     : std_logic_vector(7 downto 0) := "00000000";
signal wg3_out    : std_logic_vector(15 downto 0) := "000000000000000000";
signal wg4_en      : std_logic           := '1';
signal wg4_RST      : std_logic           := '0';
signal wg4_len     : std_logic_vector(7 downto 0) := "00000000";
signal wg4_out    : std_logic_vector(15 downto 0) := "000000000000000000";
signal wg5_en      : std_logic           := '1';
signal wg5_RST      : std_logic           := '0';
signal wg5_len     : std_logic_vector(7 downto 0) := "00000000";
signal wg5_out    : std_logic_vector(15 downto 0) := "000000000000000000";
signal wg6_en      : std_logic           := '1';
signal wg6_RST      : std_logic           := '0';
signal wg6_len     : std_logic_vector(7 downto 0) := "00000000";
signal wg6_out    : std_logic_vector(15 downto 0) := "000000000000000000";
signal wg_out     : std_logic_vector(18 downto 0) := "000000000000000000000000";

-- fm synth signals
signal fm1_en      : std_logic := '0';
signal fm1_theta   : std_logic_vector(31 downto 0);
signal fm2_en      : std_logic := '0';
signal fm2_theta   : std_logic_vector(31 downto 0);
signal fm3_en      : std_logic := '0';
signal fm3_theta   : std_logic_vector(31 downto 0);
signal fm4_en      : std_logic := '0';
signal fm4_theta   : std_logic_vector(31 downto 0);
signal fm5_en      : std_logic := '0';
signal fm5_theta   : std_logic_vector(31 downto 0);
signal fm6_en      : std_logic := '0';
signal fm6_theta   : std_logic_vector(31 downto 0);
signal fm_mod     : std_logic_vector(7 downto 0); -- which FM patch
signal fm_out     : std_logic_vector(15 downto 0);

```

```

signal synth_sel : std_logic := '0'; -- synth selector (0 = fm, 1 = wg);
signal synth_out : std_logic_vector(15 downto 0);

begin
process (OPB_Select, OPB_ABus)
begin
if(OPB_Select='1' and OPB_ABus(0 to 23)=C_BASEADDR(0 to 23)) then
    cs <= '1';
else
    cs <= '0';
end if;
end process;

-- swap bit order of data
byte_data(7 downto 0) <= wdata(0 to 7);

process (OPB_Clk)
begin
if OPB_Clk'event and OPB_Clk = '1' then
    rnw   <= OPB_RNW;
    addr  <= OPB_ABus(24 to 31);
    wdata <= OPB_DBus(0 to 7);
    xfer  <= cs and not xfer;

    word_data(31 downto 0) <= OPB_DBus(0 to 31);

    if(xfer='1' and rnw='0') then
        case addr is
            when X"10" => wg1_en    <= word_data(0);
            when X"11" => wg1_rst   <= word_data(0);
            when X"12" => wg1_len    <= byte_data;
            when X"20" => wg2_en    <= byte_data(0);
            when X"21" => wg2_rst   <= byte_data(0);
            when X"22" => wg2_len    <= byte_data;
            when X"30" => wg3_en    <= byte_data(0);
            when X"31" => wg3_rst   <= byte_data(0);
            when X"32" => wg3_len    <= byte_data;
            when X"40" => wg4_en    <= byte_data(0);
            when X"41" => wg4_rst   <= byte_data(0);
            when X"42" => wg4_len    <= byte_data;
            when X"50" => wg5_en    <= byte_data(0);
            when X"51" => wg5_rst   <= byte_data(0);
            when X"52" => wg5_len    <= byte_data;
            when X"60" => wg6_en    <= byte_data(0);
        end case;
    end if;
end process;

```

```

        when X"61" => wg6_RST      <= byte_data(0);
        when X"62" => wg6_LEN      <= byte_data;
        when X"70" => fm1_EN       <= byte_data(0);
        when X"72" => fm1_theta    <= word_data;
        when X"80" => fm2_EN       <= word_data(0);
        when X"82" => fm2_theta    <= word_data;
        when X"90" => fm3_EN       <= word_data(0);
        when X"92" => fm3_theta    <= word_data;
        when X"a0" => fm4_EN       <= word_data(0);
        when X"a2" => fm4_theta    <= word_data;
        when X"b0" => fm5_EN       <= word_data(0);
        when X"b2" => fm5_theta    <= word_data;
        when X"c0" => fm6_EN       <= word_data(0);
        when X"c2" => fm6_theta    <= word_data;
        when X"f0" => fm_mod      <= byte_data;
        when X"ff" => synth_SEL    <= byte_data(0);
        when others => null;
    end case;
end if;
end if;
end process;

Sln_xferAck <= xfer;

-- which synth are we using?
process(OPB_Clk)
begin
    if OPB_Clk'event and OPB_Clk = '1' then
        if synth_SEL = '0' then
            synth_OUT <= fm_OUT;
        else
            wg_OUT <= conv_std_logic_vector(
                conv_integer(wg1_OUT) + conv_integer(wg2_OUT) +
                conv_integer(wg3_OUT) + conv_integer(wg4_OUT) +
                conv_integer(wg5_OUT) + conv_integer(wg6_OUT)), 19);

            synth_OUT <= wg_OUT(18 downto 3);
        end if;
    end if;
end process;

fm : fm_synth
port map (
    clk          => FPGA_clk,

```

```

sample_out => fm_out,
reset      => '0',

theta1_bres_in => fm1_theta,
theta2_bres_in => fm2_theta,
theta3_bres_in => fm3_theta,
theta4_bres_in => fm4_theta,
theta5_bres_in => fm5_theta,
theta6_bres_in => fm6_theta,

theta1_en      => fm1_en,
theta2_en      => fm2_en,
theta3_en      => fm3_en,
theta4_en      => fm4_en,
theta5_en      => fm5_en,
theta6_en      => fm6_en,

cToM          => fm_mod
);

wg1 : waveguide
port map (
    clk      => FPGA_clk,
    enable   => wg1_en,
    reset    => wg1_rst,
    length   => wg1_len,
    sample_out => wg1_out
);

wg2 : waveguide
port map (
    clk      => FPGA_clk,
    enable   => wg2_en,
    reset    => wg2_rst,
    length   => wg2_len,
    sample_out => wg2_out
);

wg3 : waveguide
port map (
    clk      => FPGA_clk,
    enable   => wg3_en,
    reset    => wg3_rst,
    length   => wg3_len,

```

```

sample_out => wg3_out
);

wg4 : waveguide
port map (
    clk      => FPGA_clk,
    enable   => wg4_en,
    reset    => wg4_RST,
    length   => wg4_len,
    sample_out => wg4_out
);

wg5 : waveguide
port map (
    clk      => FPGA_clk,
    enable   => wg5_en,
    reset    => wg5_RST,
    length   => wg5_len,
    sample_out => wg5_out
);

wg6 : waveguide
port map (
    clk      => FPGA_clk,
    enable   => wg6_en,
    reset    => wg6_RST,
    length   => wg6_len,
    sample_out => wg6_out
);

audio : audio_out
port map (
    CLK => FPGA_clk,
    RST => OPB_Rst,
    sample_in => synth_out,

    AU_CSN_N => AU_CSN_N,
    AU_BCLK  => AU_BCLK,
    AU_MCLK  => AU_MCLK,
    AU_LRCK  => AU_LRCK,
    AU_SDTI  => AU_SDTI
);
end architecture imp;

```

17.2.2 waveguide.vhd

```
-- CSEEE4830 - TerrorMouse
-- by Ron Weiss

--basic digital waveguide. . .
library IEEE;
use IEEE.STD_LOGIC_1164.all;
use IEEE.STD_LOGIC_ARITH.all;
use IEEE.STD_LOGIC_UNSIGNED.all;

entity waveguide is
  port (
    clk      : in  std_logic := '0';
    reset    : in  std_logic := '0';
    enable   : in  std_logic := '0';
    -- length of delay line (max 256 samples => min freq of 93 Hz)
    length   : in  std_logic_vector(7 downto 0):= "11111111";
    sample_out : out std_logic_vector(15 downto 0)
  );
end waveguide;

architecture karplus_strong of waveguide is
  component delayline
    port (
      clk      : in  std_logic;
      we       : in  std_logic;          -- write enable
      en       : in  std_logic;          -- read enable
      addr    : in  std_logic_vector(7 downto 0);
      data_in  : in  std_logic_vector(15 downto 0);
      data_out : out std_logic_vector(15 downto 0)
    );
  end component;

  signal cnt           : std_logic_vector(10 downto 0):="000000000000";
  signal curr_sample   : std_logic_vector(15 downto 0):="00000000000000000000";

  -- delayline RAM control signals
  signal we      : std_logic := '0';
  signal en      : std_logic := '0';
  signal addr   : std_logic_vector(7 downto 0)  := "00000000";
  signal data_in : std_logic_vector(15 downto 0) := "00000000000000000000";
  signal data_out: std_logic_vector(15 downto 0) := "00000000000000000000";
```

```

-- signals to hold the state of the delay line
signal start_dl      : std_logic:='0';
signal read_data     : std_logic:='0';
signal write_data    : std_logic:='0';
signal read_data2    : std_logic:='0';
signal write_data2   : std_logic:='0';
signal feedback_sample : std_logic:='0';
signal feedback_sample2 : std_logic:='0';
signal feedback_sample3 : std_logic:='0';

-- save last two signals in delay line:
signal y_k_1          : std_logic_vector(15 downto 0):="0000000000000000";
signal y_k              : std_logic_vector(15 downto 0):="0000000000000000";

signal delay_clk       : std_logic:='0';
signal resetting        : std_logic:='0';

begin
process (clk)
begin
  if clk'event and clk = '1' then
    cnt <= cnt + 1;
  end if;
end process;

-- this is where the magic happens. yay state machines
process (clk, reset, start_dl)
begin
  if clk'event and clk='1' then
    if enable = '1' then
      if reset='1' then
        -- if reset = 1 reset the contents of the delay line
        resetting <= '1';
        addr      <= "00000000";
        curr_sample <= "0000000000000000";
        read_data <= '0';
        write_data<= '0';
        feedback_sample <= '0';
      elsif resetting = '1' then
        en      <= '1';
        we      <= '1';
      end if;
    end if;
  end if;
end process;

```

```

--some random numbers to set the initial state of the delay line
if addr = 0 then
    data_in <= "111111111100110";
elsif addr = 1 then
    data_in <= "0000000001000010";
elsif addr = 2 then
    data_in <= "0000000000111100";
elsif addr = 4 then
    data_in <= "0000100000100100";
elsif addr = 5 then
    data_in <= "1111111000100001";
elsif addr = 6 then
    data_in <= "1111111000100111";
elsif addr = 7 then
    data_in <= "0111111000100001";
elsif addr = 10 then
    data_in <= "0000000010000000";
elsif addr = 15 then
    data_in <= "0000010010001100";
elsif addr = 17 then
    data_in <= "1111000010000000";
elsif addr = 20 then
    data_in <= "1111000010000000";
elsif addr = 30 then
    data_in <= "1111000000000000";
elsif addr = 50 then
    data_in <= "1111000010000000";
else
    data_in <= "0000000000000000";
end if;

addr <= addr + 1;

if addr = length then
    resetting <= '0';
    start_dl <= '1';
end if;
elsif start_dl = '1' or cnt = 0 then
    addr <= length - 1;
    read_data <= '1';
    start_dl <= '0';
    we <= '0';
elsif read_data= '1' then
    en <= '1';

```

```

we    <= '0';

read_data  <= '0';
read_data2 <= '1';
elsif read_data2 = '1' then
  read_data2<='0';
  write_data<='1';
  addr <= addr + 1;
elsif write_data = '1' then
  en    <= '1';
  we    <= '1';

data_in <= data_out;

if addr = length - 1 then
  y_k_1 <= data_out;
end if;

write_data <= '0';
write_data2<= '1';
elsif write_data2 = '1' then
  we <= '0';
  write_data2 <= '0';
-- is this the end of the delay line?
if addr = 0 then
  feedback_sample <= '1';
  addr <= "00000000";
else
  read_data <= '1';
  addr <= addr - 2;
end if;
elsif feedback_sample = '1' then
  en    <= '1';
  we    <= '0';

addr <= length;

feedback_sample <= '0';
feedback_sample2 <= '1';
elsif feedback_sample2 = '1' then
  feedback_sample2 <= '0';
  feedback_sample3 <= '1';
elsif feedback_sample3 = '1' then
  y_k <= data_out;

```

```

-- loop filter:
-- ks loop filter H(z) = -.5*(1-z^-1)
-- karplus strong loop filter: out = .-5*(y(k) + y(k-1))
curr_sample <= ('1' & (not data_out(15 downto 1)
                           + not y_k_1(15 downto 1))) + 1);

-- data to write into delay line (same as curr_sample)
data_in      <= ('1' & (not data_out(15 downto 1)
                           + not y_k_1(15 downto 1))) + 1);

-- loop filter designed in DSP:
--          0.8995 + 0.1087z^-1
-- Hl(z) = -----
--          1 + 0.0136z^-1

-- feed curr_sample back to beginning of delay line
en    <= '1';
we    <= '1';
addr <= "00000000";

feedback_sample3  <= '0';
else
  en <= '0';
end if;
else
  curr_sample <= "0000000000000000";
end if;
end if;
end process;

sample_out(15 downto 0) <= curr_sample;

dl : delayline
port map (
  clk      => clk,
  we       => we,
  en       => en,
  addr     => addr,
  data_in  => data_in,
  data_out => data_out
);

end karplus_strong;

```

17.2.3 delayline.vhd

```
-- CSEEE4830 - TerrorMouse
-- by Ron Weiss

-- delay line implemented as a RAM for use in waveguide.vhd
-- 256 x 16 bit ram
library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all;

entity delayline is
  port (
    clk      : in std_logic := '0';
    we       : in std_logic := '0';          -- write enable
    en       : in std_logic := '0';          -- read enable
    addr     : in std_logic_vector(7 downto 0) := "00000000";
    data_in  : in std_logic_vector(15 downto 0) := "0000000000000000";
    data_out : out std_logic_vector(15 downto 0) := "0000000000000000"
  );
end delayline;

architecture imp of delayline is
type ram_type is array(255 downto 0) of std_logic_vector(15 downto 0);
signal RAM : ram_type;
signal read_a : std_logic_vector(7 downto 0) := "00000000";
begin
  process(clk)
  begin
    if clk'event and clk = '1' then
      if en = '1' then
        if we = '1' then
          RAM(conv_integer(addr)) <= data_in;
        end if;

        read_a <= addr;
      end if;
    end if;
  end process;

  data_out <= RAM(conv_integer(read_a));

```

```
end imp;
```

17.2.4 fm_synth.vhd

```
library IEEE;
use IEEE.STD_LOGIC_1164.all;
use IEEE.STD_LOGIC_ARITH.all;
use IEEE.STD_LOGIC_UNSIGNED.all;

entity fm_synth is
    port (
        clk          : in  std_logic;           -- 50 MHz clock
        reset        : in  std_logic;
        sample_out   : out std_logic_vector(15 downto 0);

        --offset inputs
        theta1_bres_in  : in std_logic_vector(31 downto 0);
        theta2_bres_in  : in std_logic_vector(31 downto 0);
        theta3_bres_in  : in std_logic_vector(31 downto 0);
        theta4_bres_in  : in std_logic_vector(31 downto 0);
        theta5_bres_in  : in std_logic_vector(31 downto 0);
        theta6_bres_in  : in std_logic_vector(31 downto 0);

        --enables
        theta1_en       : in  std_logic;
        theta2_en       : in  std_logic;
        theta3_en       : in  std_logic;
        theta4_en       : in  std_logic;
        theta5_en       : in  std_logic;
        theta6_en       : in  std_logic;

        --c/m ratio input
        cToM          : in  std_logic_vector(7 downto 0) := "00000000"
    );
end fm_synth;

architecture space_invaders of fm_synth is
    component cosine_of_theta
        port (
            clk      : in  std_logic;
```

```

    en      : in  std_logic;           -- read enable
    theta   : in  std_logic_vector(7 downto 0);
    cosine : out std_logic_vector(15 downto 0)
  );
end component;

signal cnt          : std_logic_vector(10 downto 0);
signal cnt2         : std_logic_vector(16 downto 0);

signal cnt2c        : std_logic;
signal cnt_cla      : std_logic;

signal cnt2_8        : std_logic_vector(3 downto 0):="1000";
signal delay_clk     : std_logic;

signal curr_sample1 : std_logic_vector(15 downto 0);
signal curr_sample2 : std_logic_vector(15 downto 0);
signal curr_sample3 : std_logic_vector(15 downto 0);
signal curr_sample4 : std_logic_vector(15 downto 0);
signal curr_sample5 : std_logic_vector(15 downto 0);
signal curr_sample6 : std_logic_vector(15 downto 0);

-- cosine table controls
signal en   : std_logic;

signal theta : std_logic_vector(7 downto 0);

signal theta1 : std_logic_vector(31 downto 0);
signal theta2 : std_logic_vector(31 downto 0);
signal theta3 : std_logic_vector(31 downto 0);
signal theta4 : std_logic_vector(31 downto 0);
signal theta5 : std_logic_vector(31 downto 0);
signal theta6 : std_logic_vector(31 downto 0);

signal theta1_Omega: std_logic_vector(31 downto 0);
signal theta2_Omega: std_logic_vector(31 downto 0);
signal theta3_Omega: std_logic_vector(31 downto 0);
signal theta4_Omega: std_logic_vector(31 downto 0);
signal theta5_Omega: std_logic_vector(31 downto 0);
signal theta6_Omega: std_logic_vector(31 downto 0);

signal theta1_env_counter_sig : std_logic_vector(3 downto 0);
signal theta2_env_counter_sig : std_logic_vector(3 downto 0);
signal theta3_env_counter_sig : std_logic_vector(3 downto 0);

```

```

signal theta4_env_counter_sig : std_logic_vector(3 downto 0);
signal theta5_env_counter_sig : std_logic_vector(3 downto 0);
signal theta6_env_counter_sig : std_logic_vector(3 downto 0);

signal voice1_state           : std_logic_vector(1 downto 0):="00";
signal voice2_state           : std_logic_vector(1 downto 0):="00";
signal voice3_state           : std_logic_vector(1 downto 0):="00";
signal voice4_state           : std_logic_vector(1 downto 0):="00";
signal voice5_state           : std_logic_vector(1 downto 0):="00";
signal voice6_state           : std_logic_vector(1 downto 0):="00";

signal sum : std_logic_vector(18 downto 0);

-----
signal theta1_Omega_bres: std_logic_vector(31 downto 0):="000000000000000000000000001000;
signal theta2_Omega_bres: std_logic_vector(31 downto 0):="000000000000000000000000001000;
signal theta3_Omega_bres: std_logic_vector(31 downto 0):="000000000000000000000000001000;
signal theta4_Omega_bres: std_logic_vector(31 downto 0):="000000000000000000000000001000;
signal theta5_Omega_bres: std_logic_vector(31 downto 0):="000000000000000000000000001000;
signal theta6_Omega_bres: std_logic_vector(31 downto 0):="000000000000000000000000001000;

signal pad1 : std_logic_vector(3 downto 0);
signal pad2 : std_logic_vector(3 downto 0);
signal pad3 : std_logic_vector(3 downto 0);
signal pad4 : std_logic_vector(3 downto 0);
signal pad5 : std_logic_vector(3 downto 0);
signal pad6 : std_logic_vector(3 downto 0);

signal cos : std_logic_vector(15 downto 0);
signal cos_extended : std_logic_vector(19 downto 0);
signal cosTemp : std_logic_vector(15 downto 0);

begin

  cnt2c <=cnt2(13);
  cnt_cla<=cnt2(10);

  theta1_omega_bres <= X"00000000"
    when cToM = 0 else

      X"00000F00"
    when cToM = 1 else

      "00000000" & theta1_bres_in(31 downto 8)
    when cToM = 2 else

```

```

theta1_bres_in
when cToM = 3 else

theta1_bres_in +("0"&theta1_bres_in(31 downto 1))
when cToM = 4 else

theta1_bres_in +theta1_bres_in
when cToM = 5 else

theta1_bres_in +
theta1_bres_in +
("0"&theta1_bres_in(31 downto 1))
when cToM = 6 else

theta1_bres_in + theta1_bres_in +
theta1_bres_in
when cToM = 7 else

theta1_bres_in + theta1_bres_in +
theta1_bres_in + ("0"&theta1_bres_in(31 downto 1))
when cToM = 8 else

theta1_bres_in + theta1_bres_in +
theta1_bres_in + theta1_bres_in
when cToM = 9;

theta2_omega_bres <= X"00000000"
when cToM = 0 else

X"00000F00"
when cToM = 1 else

"0000000" & theta2_bres_in(31 downto 7)
when cToM = 2 else

theta2_bres_in
when cToM = 3 else

theta2_bres_in + ("0"&theta2_bres_in(31 downto 1))
when cToM = 4 else

theta2_bres_in + theta2_bres_in
when cToM = 5 else

```

```

    theta2_bres_in + theta2_bres_in +
    ("0"&theta2_bres_in(31 downto 1))
when cToM = 6 else

    theta2_bres_in + theta2_bres_in +
    theta2_bres_in
when cToM = 7 else

    theta2_bres_in + theta2_bres_in +
    theta2_bres_in + ("0"&theta2_bres_in(31 downto 1))
when cToM = 8 else

    theta2_bres_in + theta2_bres_in +
    theta2_bres_in + theta2_bres_in
when cToM = 9;

theta3_omega_bres <= X"00000000"
when cToM = 0 else

    X"00000F00"
when cToM = 1 else

    "0000000" & theta3_bres_in(31 downto 7)
when cToM = 2 else

    theta3_bres_in
when cToM = 3 else

    theta3_bres_in + ("0"&theta3_bres_in(31 downto 1))
when cToM = 4 else

    theta3_bres_in + theta3_bres_in
when cToM = 5 else

    theta3_bres_in + theta3_bres_in +
    ("0"&theta3_bres_in(31 downto 1))
when cToM = 6 else

    theta3_bres_in + theta3_bres_in +
    theta3_bres_in
when cToM = 7 else

    theta3_bres_in + theta3_bres_in +

```

```

theta3_bres_in + ("0"&theta3_bres_in(31 downto 1))
when cToM = 8 else

theta3_bres_in + theta3_bres_in +
theta3_bres_in + theta3_bres_in
when cToM = 9;

theta4_omega_bres <= X"00000000"
when cToM = 0 else

X"00000F00"
when cToM = 1 else

"0000000" & theta4_bres_in(31 downto 7)
when cToM = 2 else

theta4_bres_in
when cToM = 3 else

theta4_bres_in + ("0"&theta4_bres_in(31 downto 1))
when cToM = 4 else

theta4_bres_in + theta4_bres_in
when cToM = 5 else

theta4_bres_in + theta4_bres_in +
("0"&theta4_bres_in(31 downto 1))
when cToM = 6 else

theta4_bres_in + theta4_bres_in +
theta4_bres_in
when cToM = 7 else

theta4_bres_in + theta4_bres_in +
theta4_bres_in + ("0"&theta4_bres_in(31 downto 1))
when cToM = 8 else

theta4_bres_in + theta4_bres_in +
theta4_bres_in + theta4_bres_in
when cToM = 9;

theta5_omega_bres <= X"00000000"
when cToM = 0 else

```

```

        X"00000F00"
        when cToM = 1 else

        "0000000" & theta5_bres_in(31 downto 7)
        when cToM = 2 else

        theta5_bres_in
        when cToM = 3 else

        theta5_bres_in + ("0"&theta5_bres_in(31 downto 1))
        when cToM = 4 else

        theta5_bres_in + theta5_bres_in
        when cToM = 5 else

        theta5_bres_in + theta5_bres_in +
        ("0"&theta5_bres_in(31 downto 1))
        when cToM = 6 else

        theta5_bres_in + theta5_bres_in +
        theta5_bres_in
        when cToM = 7 else

        theta5_bres_in + theta5_bres_in +
        theta5_bres_in + ("0"&theta5_bres_in(31 downto 1))
        when cToM = 8 else

        theta5_bres_in + theta5_bres_in +
        theta5_bres_in + theta5_bres_in
        when cToM = 9;

theta6_omega_bres <= X"00000000"
    when cToM = 0 else

        X"00000F00"
        when cToM = 1 else

        "0000000" & theta6_bres_in(31 downto 7)
        when cToM = 2 else

        theta6_bres_in
        when cToM = 3 else

        theta6_bres_in + ("0"&theta1_bres_in(31 downto 1))

```

```

        when cToM = 4 else

            theta6_bres_in + theta6_bres_in
        when cToM = 5 else

            theta6_bres_in + theta6_bres_in +
            ("0"&theta6_bres_in(31 downto 1))
        when cToM = 6 else

            theta6_bres_in + theta6_bres_in +
            theta6_bres_in
        when cToM = 7 else

            theta6_bres_in + theta6_bres_in +
            theta6_bres_in + ("0"&theta6_bres_in(31 downto 1))
        when cToM = 8 else

            theta6_bres_in + theta6_bres_in +
            theta6_bres_in + theta6_bres_in
        when cToM = 9;

-----
--voice state machines
-----

--voice 1

process(theta1_en, voice1_state)
begin
    if theta1_en='1' and voice1_state="00" then
        voice1_state<="01";
    elsif theta1_en='0' and voice1_state=1 then
        voice1_state<="00";
    elsif voice1_state=2 and theta1_env_counter_sig="0000" then
        voice1_state<="00";
    end if;
end process;

--voice 2

process(theta2_en, voice2_state)
begin
    if theta2_en='1' and voice2_state="00" then

```

```

        voice2_state<="01";
    elsif theta2_en='0' and voice2_state=1 then
        voice2_state<="00";
    elsif voice2_state=2 and theta2_env_counter_sig="0000" then
        voice2_state<="00";
    end if;
end process;

--voice 3

process(theta3_en, voice3_state)
begin
    if theta3_en='1' and voice3_state="00" then
        voice3_state<="01";
    elsif theta3_en='0' and voice3_state=1 then
        voice3_state<="00";
    elsif voice3_state=2 and theta3_env_counter_sig="0000" then
        voice3_state<="00";
    end if;
end process;

--voice 4

process(theta4_en, voice4_state)
begin
    if theta4_en='1' and voice4_state="00" then
        voice4_state<="01";
    elsif theta4_en='0' and voice4_state=1 then
        voice4_state<="00";
    elsif voice4_state=2 and theta4_env_counter_sig="0000" then
        voice4_state<="00";
    end if;
end process;

--voice 5

process(theta5_en, voice5_state)
begin
    if theta5_en='1' and voice5_state="00" then
        voice5_state<="01";
    elsif theta5_en='0' and voice5_state=1 then
        voice5_state<="00";
    elsif voice5_state=2 and theta5_env_counter_sig="0000" then
        voice5_state<="00";

```

```

    end if;
end process;

--voice 6

process(theta6_en, voice6_state)
begin
  if theta6_en='1' and voice6_state="00" then
    voice6_state<="01";
  elsif theta6_en='0' and voice6_state=1 then
    voice6_state<="00";
  elsif voice6_state=2 and theta6_env_counter_sig="0000" then
    voice6_state<="00";
  end if;
end process;

--controls the modulation envelope counter for all voices
--based on the state of each voice

process (cnt_cla)
begin
  if cnt_cla'event and cnt_cla='0' then

    if voice1_state=0 then
      theta1_env_counter_sig<="0000";
    elsif voice1_state=1 then
      if theta1_env_counter_sig<"1111" then
        theta1_env_counter_sig<=theta1_env_counter_sig+1;
      end if;
    elsif voice1_state=2 then
      if theta1_env_counter_sig>"0000" then
        theta1_env_counter_sig<=theta1_env_counter_sig-1;
      end if;
    end if;

    if voice2_state=0 then
      theta2_env_counter_sig<="0000";
    elsif voice2_state=1 then
      if theta2_env_counter_sig<"1111" then
        theta2_env_counter_sig<=theta2_env_counter_sig+1;
      end if;
    elsif voice2_state=2 then
      if theta2_env_counter_sig>"0000" then

```

```

    theta2_env_counter_sig<=theta2_env_counter_sig-1;
end if;
end if;

if voice3_state=0 then
    theta3_env_counter_sig<="0000";
elsif voice3_state=1 then
    if theta3_env_counter_sig<"1111" then
        theta3_env_counter_sig<=theta3_env_counter_sig+1;
    end if;
elsif voice3_state=2 then
    if theta3_env_counter_sig>"0000" then
        theta3_env_counter_sig<=theta3_env_counter_sig-1;
    end if;
end if;

if voice4_state=0 then
    theta4_env_counter_sig<="0000";
elsif voice4_state=1 then
    if theta4_env_counter_sig<"1111" then
        theta4_env_counter_sig<=theta4_env_counter_sig+1;
    end if;
elsif voice4_state=2 then
    if theta4_env_counter_sig>"0000" then
        theta4_env_counter_sig<=theta4_env_counter_sig-1;
    end if;
end if;

if voice5_state=0 then
    theta5_env_counter_sig<="0000";
elsif voice5_state=1 then
    if theta5_env_counter_sig<"1111" then
        theta5_env_counter_sig<=theta5_env_counter_sig+1;
    end if;
elsif voice5_state=2 then
    if theta5_env_counter_sig>"0000" then
        theta5_env_counter_sig<=theta5_env_counter_sig-1;
    end if;
end if;

if voice6_state=0 then
    theta6_env_counter_sig<="0000";
elsif voice6_state=1 then
    if theta6_env_counter_sig<"1111" then

```

```

        theta6_env_counter_sig<=theta6_env_counter_sig+1;
    end if;
elsif voice6_state=2 then
    if theta6_env_counter_sig>"0000" then
        theta6_env_counter_sig<=theta6_env_counter_sig-1;
    end if;
end if;
end if;
end process;

process (clk,reset )
begin
if (reset='1') then
    cnt <= "000000000000";
    cnt2 <= "00000000000000000000";
    delay_clk <= '0';

    curr_sample1 <= "0000000000000000";
    curr_sample2 <= "0000000000000000";
    curr_sample3 <= "0000000000000000";
    curr_sample4 <= "0000000000000000";
    curr_sample5 <= "0000000000000000";
    curr_sample6 <= "0000000000000000";

-- cosine table controls
theta <= "00000000";

theta1 <= X"00000000";
theta2 <= X"00000000";
theta3 <= X"00000000";
theta4 <= X"00000000";
theta5 <= X"00000000";
theta6 <= X"00000000";

theta1_Omega <= X"00000000";
theta2_Omega <= X"00000000";
theta3_Omega <= X"00000000";
theta4_Omega <= X"00000000";
theta5_Omega <= X"00000000";
theta6_Omega <= X"00000000";

sum <= "00000000000000000000000000000000";

pad1 <= "0000";

```

```

pad2 <= "0000";
pad3 <= "0000";
pad4 <= "0000";
pad5 <= "0000";
pad6 <= "0000";

cos_extended <= "00000000000000000000000000000000;

elsif clk'event and clk = '1' then
  cnt <= cnt + 1;

  if cnt = 0 then
    cnt2 <= cnt2 + 1;
  end if;

-----
--begin voice 1

if cnt = 0 then
  delay_clk <= '1';
  en <= '1';
  theta <=theta1_Omega(19 downto 12);
elsif cnt = 1 then
  if cos(15)='1' then
    cos_extended <= "1111" & cos;
  else
    cos_extended <= "0000" & cos;
  end if;
elsif cnt = 2 then
  en <= '0';
  theta1_Omega <= theta1_omega_bres + theta1_Omega;
elsif cnt = 3 then
  delay_clk <= '1';
  en <= '1';
  theta <= theta1(19 downto 12) + cos_extended(15 downto 8);
elsif cnt = 4 then                                --cycle 1
  if voice1_state=1 or voice1_state=2  then
    curr_sample1 <= cos;
  else
    curr_sample1 <= "0000000000000000";
  end if;
elsif cnt = 5 then                                --cycle 2
  en <= '0';
  theta1 <= theta1 + theta1_bres_in;

```

```

        if curr_sample1(15) = '1' then
            pad1 <= "1111";
        else
            pad1 <= "0000";
        end if;

        delay_clk <= '0';

--end voice 1
-----
--begin voice 2

elsif cnt = 6 then
    delay_clk <= '1';
    en <= '1';
    --theta <= theta + 1;
    theta <=theta2_Omega(19 downto 12);
elsif cnt = 7 then
    if cos(15)='1' then
        cos_extended <= "1111" & cos;
    else
        cos_extended <= "0000" & cos;
    end if;
elsif cnt = 8 then
    en <= '0';
    theta2_Omega <= theta2_omega_bres + theta2_Omega;
elsif cnt = 9 then                                --cycle 3
    delay_clk <= '1';
    en <= '1';
    theta <= theta2(19 downto 12) + cos_extended(15 downto 8);
elsif cnt = 10 then                             --cycle 4
    if voice2_state=1 or voice2_state=2 then
        curr_sample2 <= cos;
    else
        curr_sample2 <= "0000000000000000";
    end if;
elsif cnt = 11 then                                --cycle 5
    en <= '0';
    theta2 <= theta2 + theta2_bres_in;

    delay_clk <= '0';

    if curr_sample2(15) = '1' then

```

```

        pad2 <= "1111";
    else
        pad2 <= "0000";
    end if;

--end voice 2
-----
-----
--begin voice 3

elsif cnt = 12 then
    delay_clk <= '1';
    en <= '1';
    --theta <= theta + 1;
    theta <=theta3_Omega(19 downto 12);
elsif cnt = 13 then
    if cos(15)='1' then
        cos_extended <= "1111" & cos;
    else
        cos_extended <= "0000" & cos;
    end if;
elsif cnt = 14 then
    en <= '0';
    theta3_Omega <= theta3_omega_bres + theta3_Omega;
elsif cnt = 15 then
    delay_clk <= '1';
    en <= '1';
    theta <= theta3(19 downto 12) + cos_extended(15 downto 8);
elsif cnt = 16 then                                --cycle 1
    if voice3_state=1 or voice3_state=2 then
        curr_sample3 <= cos;
    else
        curr_sample3 <= "0000000000000000";
    end if;
elsif cnt = 17 then                                --cycle 2
    en <= '0';
    theta3 <= theta3 + theta3_bres_in;
    if curr_sample3(15) = '1' then
        pad3 <= "1111";
    else
        pad3 <= "0000";
    end if;
    delay_clk <= '0';

```

```

--end voice 3
-----
--begin voice 4

elsif cnt = 18 then
    delay_clk <= '1';
    en <= '1';

    theta <=theta4_Omega(19 downto 12);
elsif cnt = 19 then
    if cos(15)='1' then
        cos_extended <= "1111" & cos;
    else
        cos_extended <= "0000" & cos;
    end if;
elsif cnt = 20 then
    en <= '0';
    theta4_Omega <= theta4_omega_bres + theta4_Omega;
elsif cnt = 21 then                                --cycle 3
    delay_clk <= '1';
    en <= '1';
    theta <=theta4(19 downto 12)+cos_extended(15 downto 8);
elsif cnt = 22 then      --cycle 4
    if voice4_state=1 or  voice4_state=2     then
        curr_sample4 <= cos;
    else
        curr_sample4 <= "0000000000000000";
    end if;
elsif cnt = 23 then      --cycle 5
    en <= '0';
    theta4 <= theta4 + theta4_bres_in;

    delay_clk <= '0';

    if curr_sample4(15) = '1' then
        pad4 <= "1111";
    else
        pad4 <= "0000";
    end if;

--end voice 4
-----
--begin voice 5

```

```

elsif cnt = 24 then
    delay_clk <= '1';
    en <= '1';
    theta <=theta5_Omega(19 downto 12);
elsif cnt = 25 then
    if cos(15)='1' then
        cos_extended <= "1111" & cos;
    else
        cos_extended <= "0000" & cos;
    end if;
elsif cnt = 26 then
    en <= '0';
    theta5_Omega <= theta5_omega_bres + theta5_Omega;
elsif cnt = 27 then
    delay_clk <= '1';
    en <= '1';
    theta <= theta5(19 downto 12) + cos_extended(15 downto 8);
elsif cnt = 28 then --cycle 1
    if voice5_state=1 or voice5_state=2 then
        curr_sample5 <= cos;
    else
        curr_sample5 <= "0000000000000000";
    end if;
elsif cnt = 29 then --cycle 2
    en <= '0';
    theta5 <= theta5 + theta5_bres_in;
    if curr_sample5(15) = '1' then
        pad5 <= "1111";
    else
        pad5 <= "0000";
    end if;
    delay_clk <= '0';

--end voice 5
-----
--begin voice 6

elsif cnt = 30 then
    delay_clk <= '1';
    en <= '1';
    --theta <= theta + 1;
    theta <=theta6_Omega(19 downto 12);
elsif cnt = 31 then
    if cos(15)='1' then

```

```

        cos_extended <= "1111" & cos;
    else
        cos_extended <= "0000" & cos;
    end if;
elsif cnt = 32 then
    en <= '0';
    theta6_Omega <= theta6_omega_bres + theta6_Omega;
elsif cnt = 33 then --cycle 3
    delay_clk <= '1';
    en <= '1';
    theta <= theta6(19 downto 12)+cos_extended(15 downto 8);
elsif cnt = 34 then --cycle 4
    if voice6_state=1 or voice6_state=2 then
        curr_sample6 <= cos;
    else
        curr_sample6 <= "0000000000000000";
    end if;
elsif cnt = 35 then --cycle 5
    en <= '0';
    theta6 <= theta6 + theta6_bres_in;

    delay_clk <= '0';

    if curr_sample6(15) = '1' then
        pad6 <= "1111";
    else
        pad6 <= "0000";
    end if;
elsif cnt = 1900 then
    sum <= (pad1 & curr_sample1)
        + (pad2 & curr_sample2)
        + (pad3 & curr_sample3)
        + (pad4 & curr_sample4)
        + (pad5 & curr_sample5)
        + (pad6 & curr_sample6);
elsif cnt = 1902 then
    sample_out <= sum(18 downto 3);
    end if;
end if;
end process;

cos_table : cosine_of_theta
port map (
    clk      => delay_clk,

```

```

        en      => en,
        theta   => theta,
        cosine  => cos
    );
end space_invaders;

```

17.2.5 cosine_of_theta.vhd

```

library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all;
use IEEE.STD_LOGIC_ARITH.all;

entity cosine_of_theta is
port (
    clk : in std_logic;
    en  : in std_logic;
    theta : in std_logic_vector(7 downto 0);
    cosine : out std_logic_vector(15 downto 0)
);
end cosine_of_theta;

architecture imp of cosine_of_theta is
type rom_type is array (0 to 255) of std_logic_vector(15 downto 0);
constant ROM : rom_type :=
(
"011111111110101",
"0111111111010111",
"0111111110100110",
"0111111101100001",
"0111111100001000",
"0111111010011100",
"0111111000011100",
"0111110110001001",
"0111110011100010",
"0111110000101001",
"0111101101011100",
"0111101001111100",
"0111100110001001",
"0111100010000011",
"0111011101101011",
"0111011001000000"
);

```

"0111010100000011",
"0111001110110101",
"0111001001010100",
"0111000011100001",
"0110111101011110",
"0110110111001001",
"0110110000100011",
"0110101001101100",
"0110100010100101",
"0110011011001110",
"0110010011100111",
"0110001011110001",
"0110000011101011",
"0101111011010110",
"0101110010110011",
"0101101010000001",
"0101100001000010",
"0101010111110100",
"0101001110011010",
"0101000100110011",
"0100111010111111",
"0100110000111111",
"0100100110110011",
"0100011100011100",
"0100010001111010",
"0100000111001101",
"001111100010110",
"0011110001010110",
"0011100110001100",
"0011011010111001",
"0011001111011110",
"0011000011111011",
"0010111000010000",
"0010101100011110",
"0010100000100110",
"0010010100100111",
"0010001000100011",
"0001111100011001",
"0001110000001011",
"0001100011111000",
"0001010111100001",
"0001001011000111",
"0000111110101011",
"0000110010001011",

"0000100101101010",
"0000011001000111",
"0000001100100100",
"0000000000000000",
"1111110011011100",
"1111100110111001",
"1111011010010110",
"1111001101110101",
"1111000001010101",
"1110110100111001",
"1110101000011111",
"1110011100001000",
"1110001111110101",
"1110000011100111",
"1101110111011101",
"1101101011011001",
"1101011111011010",
"1101010011100010",
"1101000111110000",
"1100111100000101",
"1100110000100010",
"1100100101000111",
"1100011001110100",
"1100001110101010",
"1100000011101010",
"1011111000110011",
"1011101110000110",
"101100011100100",
"1011011001001101",
"1011001111000001",
"1011000101000001",
"1010111011001101",
"1010110001100110",
"1010101000001100",
"1010011110111110",
"1010010101111111",
"1010001101001101",
"101000100101010",
"1001111100010101",
"1001110100001111",
"1001101100011001",
"1001100100110010",
"1001011101011011",
"1001010110010100",

"1001001111011101",
"1001001000110111",
"1001000010100010",
"1000111100011111",
"1000110110101100",
"1000110001001011",
"100010101111101",
"1000100111000000",
"1000100010010101",
"1000011101111101",
"1000011001110111",
"1000010110000100",
"1000010010100100",
"1000001111010111",
"1000001100011110",
"1000001001110111",
"1000000111100100",
"1000000101100100",
"100000001111000",
"1000000010011111",
"100000001011010",
"1000000000101001",
"100000000001011",
"1000000000000001",
"10000000000001011",
"1000000000001011",
"1000000000101001",
"10000000001011010",
"10000000001001111",
"10000000001111000",
"10000000101100100",
"10000000111100100",
"1000001001110111",
"1000001100011110",
"1000001111010111",
"1000010010100100",
"1000010110000100",
"1000011001110111",
"1000011101111101",
"1000100010010101",
"1000100111000000",
"100010101111101",
"1000110001001011",
"1000110110101100",
"1000111100011111",

"1001000010100010",
"1001001000110111",
"1001001111011101",
"1001010110010100",
"1001011101011011",
"1001100100110010",
"1001101100011001",
"1001110100001111",
"1001111100010101",
"1010000100101010",
"1010001101001101",
"1010010101111111",
"101001110111110",
"1010101000001100",
"1010110001100110",
"1010111011001101",
"1011000101000001",
"1011001111000001",
"1011011001001101",
"1011100011100100",
"1011101110000110",
"101111000110011",
"1100000011101010",
"1100001110101010",
"1100011001110100",
"1100100101000111",
"1100110000100010",
"1100111100000101",
"1101000111110000",
"1101010011100010",
"1101011111011010",
"1101101011011001",
"1101110111011101",
"1110000011100111",
"1110001111110101",
"1110011100001000",
"1110101000011111",
"1110110100111001",
"1111000001010101",
"1111001101110101",
"1111011010010110",
"1111100110111001",
"1111110011011100",
"0000000000000000",

"0000001100100100",
"0000011001000111",
"0000100101101010",
"0000110010001011",
"000011110101011",
"0001001011000111",
"0001010111100001",
"0001100011111000",
"0001110000001011",
"000111100011001",
"0010001000100011",
"0010010100100111",
"0010100000100110",
"0010101100011110",
"0010111000010000",
"0011000011111011",
"0011001111011110",
"0011011010111001",
"0011100110001100",
"0011110001010110",
"001111100010110",
"0100000111001101",
"0100010001111010",
"0100011100011100",
"0100100110110011",
"0100110000111111",
"0100111010111111",
"0101000100110011",
"0101001110011010",
"0101010111110100",
"0101100001000010",
"0101101010000001",
"0101110010110011",
"0101111011010110",
"0110000011101011",
"0110001011110001",
"0110010011100111",
"0110011011001110",
"0110100010100101",
"0110101001101100",
"0110110000100011",
"0110110111001001",
"0110111101011110",
"0111000011100001",

```

    "0111001001010100",
    "0111001110110101",
    "0111010100000011",
    "0111011001000000",
    "0111011101101011",
    "0111100010000011",
    "0111100110001001",
    "0111101001111100",
    "0111101101011100",
    "011110000101001",
    "0111110011100010",
    "0111110110001001",
    "0111111000011100",
    "0111111010011100",
    "0111111100001000",
    "0111111101100001",
    "011111110100110",
    "0111111111010111",
    "0111111111110101",
    "0111111111110101"
--"0111111111111111"

);

begin
  process(clk)
begin
  if (clk='1') then
    if (en = '1') then
      cosine <= ROM(conv_integer(theta));
    end if;
  end if;
end process;

end imp;

```

17.2.6 audio_out.vhd

```

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;

library UNISIM;

```

```

use UNISIM.VComponents.all;

entity audio_out is
port (
    CLK : in std_logic;
    RST : in std_logic;

    sample_in : in std_logic_vector(15 downto 0);

    AU_CSN_N : out std_logic;
    AU_BCLK  : out std_logic;
    AU_MCLK  : out std_logic;
    AU_LRCK  : out std_logic;
    AU_SDTI  : out std_logic
);
end audio_out;

architecture Behavioral of audio_out is

    signal dir          : std_logic;
    signal div          : std_logic_vector(2 downto 0);

    signal sampleClock   : std_logic_vector(3 downto 0);
    signal sample        : std_logic_vector(15 downto 0);
    signal clkcnt        : std_logic_vector(30 downto 0);
    signal audiocnt_dac, audiocnt_adc : std_logic_vector(11 downto 0);

    signal audio_clk : std_logic;
    signal lrck : std_logic;

begin

    AU_CSN_N <= '1'; -- no chip select as we don't write the ctrl regs

    -- generate the 3 clocks: master, serial, frame
    process(CLK, RST)
    begin
        if rst = '1' then
            clkcnt <= "00000000000000000000000000000000";
        elsif clk'event and clk='1' then
            clkcnt <= clkcnt + 1;
        end if;
    end process;

    dir <= '0';
    div <= "000";
    sampleClock <= "000";
    sample <= (others => '0');
    clkcnt <= "00000000000000000000000000000000";
    audiocnt_dac <= (others => '0');
    audiocnt_adc <= (others => '0');

    process(CLK)
    begin
        if rising_edge(CLK) then
            if dir = '0' then
                sample <= sample_in;
            else
                sample <= sample;
            end if;
            if div(0) = '1' then
                sampleClock <= sampleClock + 1;
            end if;
            if div(1) = '1' then
                clkcnt <= clkcnt + 1;
            end if;
            if div(2) = '1' then
                audiocnt_dac <= audiocnt_dac + 1;
                audiocnt_adc <= audiocnt_adc + 1;
            end if;
        end if;
    end process;
end Behavioral;

```

```

end process;

AU_MCLK    <= clkcnt(1); -- master clock, 12.5 MHz
audio_clk <= clkcnt(4); -- this is the serial clock, 1.5625 Mhz
AU_BCLK    <= not audio_clk; -- dont't ask but read AK4565 specs

-- this process was alreqdy here, so i left it here.
process(audio_clk, RST)
begin
  if rst = '1' then
    audiocnt_dac <= "000000000000";
    audiocnt_adc <= "111111111111";
    lrck <= '0';
  elsif audio_clk'event and audio_clk='1' then
    audiocnt_dac <= audiocnt_dac + 1;
    audiocnt_adc <= audiocnt_adc + 1;
    lrck <= not audiocnt_dac(4);
  end if;
end process;

AU_LRCK <= lrck; -- audio clock, 48.828 kHz

process(audio_clk, sampleclock)
begin
  if audio_clk'event and audio_clk='1' then
    AU_SDTI      <= sample(15);
    sample       <= sample(14 downto 0) & '0';
    sampleClock <= sampleClock + 1;
  end if;

  if sampleClock="0000" then
    sample       <= sample_in;
  end if;
end process;

end architecture;

```