#### Fundamentals of Computer Systems Caches

Martha A. Kim


**Columbia University** 

#### Spring 2016


Illustrations Copyright © 2007 Elsevier

### **Computer Systems**

Performance depends on which is slowest: the processor or the memory system



## Memory Speeds Haven't Kept Up



Our single-cycle memory assumption has been wrong since 1980.

Hennessy and Patterson. Computer Architecture: A Quantitative Approach. 3rd ed., Morgan Kaufmann, 2003.

# Your Choice of Memories

Fast Cheap Large

~



On-Chip SRAM

Commodity DRAM

Supercomputer


# Memory Hierarchy

An essential trick that makes big memory appear fast

| Technology | Cost<br>(\$/Gb) | Access Time<br>(ns) | Density<br>(Gb/cm2) |
|------------|-----------------|---------------------|---------------------|
| SRAM       | 30 0 00         | 0.5                 | 0.00025             |
| DRAM       | 10              | 100                 | 1 – 16              |
| Flash      | 2               | 300*                | 8 – 32              |
| Hard Disk  | 0.2             | L 10000000          | 500 – 2000          |

\* Read speed; writing much, much slower

# A Modern Memory Hierarchy



AMD Phenom 9600 Quad-core 2.3 GHz 1.1–1.25 V 95 W 65 nm

#### A desktop machine:


| Level           | Size   | Tech.    |
|-----------------|--------|----------|
| L1 Instruction* | 64 K   | SRAM     |
| L1 Data*        | 64 K   | SRAM     |
| L2*             | 512 K  | SRAM     |
| L3              | 2 MB   | SRAM     |
| Memory          | 4 GB   | DRAM     |
| Disk            | 500 GB | Magnetic |

\* per core

# A Simple Memory Hierarchy




First level: small, fast storage (typically SRAM)



Last level: large, slow storage (typically DRAM)

Can fit a subset of lower level in upper level, but which subset?

# Locality Example: Substring Matching



Addresses accessed over time \_\_\_\_\_\_ aka "reference stream"



temporal locality: if needed X recently, likely to need X again soon

spatial locality: if need X, likely also need something near X

## Cache

Highest levels of memory hierarchy

Fast: level 1 typically 1 cycle access time

With luck, supplies most data

Cache design questions:



What data does it hold? Recently accessed

How is data found? Si

Simple address hash

What data is replaced? Often the oldest

## What Data is Held in the Cache?

Ideal cache: always correctly guesses what you want before you want it.

Real cache: never that smart

#### **Caches Exploit**

#### **Temporal Locality**

Copy newly accessed data into cache, replacing oldest if necessary

#### **Spatial Locality**

Copy nearby data into the cache at the same time

Specifically, always read and write a **block**, also called a **line**, at a time (e.g., 64 bytes), never a single byte.

# Memory Performance

Hit: Data is found in the level of memory hierarchy

Miss: Data not found; will look in next level

Hit Rate =  $\frac{\text{Number of hits}}{\text{Number of accesses}}$ Miss Rate =  $\frac{\text{Number of misses}}{\text{Number of accesses}}$ 

Hit Rate + Miss Rate = 1

The expected access time  $E_L$  for a memory level L with latency  $t_L$  and miss rate  $M_L$ :

 $E_L = t_L + M_L \cdot E_{L+1}$ 

## Memory Performance Example

Two-level hierarchy: Cache and main memory Program executes 1000 loads & stores 750 of these are found in the cache What's the cache hit and miss rate?

### Memory Performance Example

Two-level hierarchy: Cache and main memory Program executes 1000 loads & stores 750 of these are found in the cache What's the cache hit and miss rate?

> Hit Rate  $= \frac{750}{1000} = 75\%$ Miss Rate = 1 - 0.75 = 25%

If the cache takes 1 cycle and the main memory 100, *What's the expected access time?* 


### Memory Performance Example


Two-level hierarchy: Cache and main memory Program executes 1000 loads & stores 750 of these are found in the cache What's the cache hit and miss rate?

> Hit Rate  $=\frac{750}{1000}=75\%$ Miss Rate = 1 - 0.75 = 25%

If the cache takes 1 cycle and the main memory 100, What's the expected access time? Expected access time of main memory:  $E_1 = 100$  cycles Access time for the cache:  $t_0 = 1$  cycle Cache miss rate:  $M_0 = 0.25$ 

 $E_0 = t_0 + M_0 \cdot E_1 = 1 + 0.25 \cdot 100 = 26$  cycles





# **Direct-Mapped Cache Behavior**

Memory


Address

A dumb loop:

repeat 5 times

load from 0x4; load from 0xC; load from 0x8.

|      | li    | \$t0, | 5         |
|------|-------|-------|-----------|
| l1:  | beq   | \$t0, | \$0, done |
|      | lw    | \$t1, | 0x4(\$0)  |
|      | lw    | \$t2, | 0xC(\$0)  |
|      | lw    | \$t3, | 0x8(\$0)  |
|      | addiu | \$t0, | \$t0, -1  |
|      | j     | l1    |           |
| done | e:    |       |           |



Cache when reading 0x4 last time

Assuming the cache starts empty, what's the miss rate?

# **Direct-Mapped Cache Behavior**

Memory


Address

A dumb loop:

repeat 5 times


load from 0x4; load from 0xC; load from 0x8.

|      | li    | \$t0, | 5         |
|------|-------|-------|-----------|
| l1:  | beq   | \$t0, | \$0, done |
|      | lw    | \$t1, | 0x4(\$0)  |
|      | lw    | \$t2, | 0xC(\$0)  |
|      | lw    | \$t3, | 0x8(\$0)  |
|      | addiu | \$t0, | \$t0, -1  |
|      | j     | l1    |           |
| done | e:    |       |           |




Cache when reading 0x4 last time

# Direct-Mapped Cache: Conflict




These are conflict misses

# Direct-Mapped Cache: Conflict



These are conflict misses

# No Way! Yes Way! 2-Way Set Associative Cache



# 2-Way Set Associative Behavior

|      | li    | \$t0, | 5         |
|------|-------|-------|-----------|
| l1:  | beq   | \$t0, | \$0, done |
|      | lw    | \$t1, | 0x4(\$0)  |
|      | lw    | \$t2, | 0x24(\$0) |
|      | addiu | \$t0, | \$t0, -1  |
|      | j     | l1    |           |
| done | e:    |       |           |

Assuming the cache starts empty, what's the miss rate? <u>4 24 4 24 4 24 4 24 4 24</u> <u>M M H H H H H H H H</u> 2/10 = 0.2 = 20%

Associativity reduces conflict misses

|   | V    | Vay 1       |   | V    |             |       |
|---|------|-------------|---|------|-------------|-------|
| V | Tag  | Data        | V | Tag  | Data        |       |
| 0 |      |             | 0 |      |             | Set 3 |
| 0 |      |             | 0 |      |             | Set 2 |
| 1 | 0000 | mem[0x0024] | 1 | 0010 | mem[0x0004] | Set 1 |
| 0 |      |             | 0 |      |             | Set 0 |

# An Eight-way Fully Associative Cache

| Way 7      | Way   | 6    | Wa   | ay 5   |   | Way | 4    |   | Way | 3    |   | Way | 2    |   | Way | / 1  |   | Way | 0    |
|------------|-------|------|------|--------|---|-----|------|---|-----|------|---|-----|------|---|-----|------|---|-----|------|
| V Tag Data | V Tag | Data | V Ta | ) Data | v | Tag | Data |
|            |       |      |      |        |   |     |      |   |     |      |   |     |      |   |     |      |   |     |      |

No conflict misses: only compulsory or capacity misses


Either very expensive or slow because of all the associativity

#### Exploiting Spatial Locality: Larger Blocks Block Byte Tag Set Offset Offset Memory 100...100 11 1 00 0x80000009C: Address 800000 9 С Block Byte Set Offset Offset Tag Memory 00 Address ¥27 2 V Tag Data Set 1 Set 0 127 132 /32 /32 /32 2 ⇒ 10 8 **1**32 = Hit Data

#### 2 sets

- 1 block per set (Direct Mapped)
- 4 words per block


# Direct-Mapped Cache Behavior w/ 4-word block



|      | li    | \$t0, | 5         |
|------|-------|-------|-----------|
| l1:  | beq   | \$t0, | \$0, done |
|      | lw    | \$t1, | 0x4(\$0)  |
|      | lw    | \$t2, | 0xC(\$0)  |
|      | lw    | \$t3, | 0x8(\$0)  |
|      | addiu | \$t0, | \$t0, -1  |
|      | j     | l1    |           |
| done | e:    |       |           |

Assuming the cache starts empty, what's the miss rate?

# Direct-Mapped Cache Behavior w/ 4-word block



| li \$t0,5               |                                  |
|-------------------------|----------------------------------|
| l1: beq \$t0, \$0, done | Assuming the cache starts empty, |
| lw \$t1, 0x4(\$0)       | what's the miss rate?            |
| lw \$t2, 0xC(\$0)       | 4 C 8 4 C 8 4 C 8 4 C 8 4 C 8    |
| lw \$t3, 0x8(\$0)       | мннннннннннн                     |
| addiu \$t0, \$t0, -1    |                                  |
| j l1                    | 1/15 = 0.0666 = 6.7%             |
| done:                   |                                  |

Larger blocks reduce compulsory misses by exploting spatial locality

# Stephen's Desktop Machine Revisited



AMD Phenom 9600 Quad-core 2.3 GHz 1.1–1.25 V 95 W 65 nm On-chip caches:

| Cach | e Size | Sets | Ways   | Block   |
|------|--------|------|--------|---------|
| L1I* | 64 K   | 512  | 2-way  | 64-byte |
| L1D* | 64 K   | 512  | 2-way  | 64-byte |
| L2*  | 512 K  | 512  | 16-way | 64-byte |
| L3   | 2 MB   | 1024 | 32-way | 64-byte |

\* per core

# Intel On-Chip Caches

| Chip        | Year | Freq.<br>(MHz) | L1<br>Data          | Instr              | L2                       |
|-------------|------|----------------|---------------------|--------------------|--------------------------|
| 80386       | 1985 | 16–25          | off-c               | hip                | none                     |
| 80486       | 1989 | 25–100         | 8K un               | ified              | off-chip                 |
| Pentium     | 1993 | 60–300         | 8K                  | 8K                 | off-chip                 |
| Pentium Pro | 1995 | 150–200        | 8K                  | 8K                 | 256K–1M<br>(MCM)         |
| Pentium II  | 1997 | 233–450        | 16K                 | 16K                | 256K–512K<br>(Cartridge) |
| Pentium III | 1999 | 450–1400       | 16K                 | 16K                | 256K–512K                |
| Pentium 4   | 2001 | 1400–3730      | 8–16K <sub>tr</sub> | 12k op<br>ace cach | e 256K–2M                |
| Pentium M   | 2003 | 900–2130       | 32K                 | 32K                | 1M-2M                    |
| Core 2 Duo  | 2005 | 1500–3000      | 32K                 | 32K                | 2M-6M <sub>23/1</sub>    |