

# CSEE 3827: Fundamentals of Computer Systems, Spring 2011

## 9. Single Cycle MIPS Processor

Prof. Martha Kim ([martha@cs.columbia.edu](mailto:martha@cs.columbia.edu))

Web: <http://www.cs.columbia.edu/~martha/courses/3827/sp11/>

# Outline (H&H 7.2-7.3)

---

- Single Cycle MIPS Processor
  - Datapath (functional blocks)
  - Control (control signals)
- Single Cycle Performance

# Microarchitecture

---

Application Software	programs
Operating Systems	device drivers
Architecture	instructions registers
Micro-architecture	datapaths controllers
Logic	adders memories
Digital Circuits	AND gates NOT gates
Analog Circuits	amplifiers filters
Devices	transistors diodes
Physics	electrons

- **Microarchitecture:** an implementation of a particular architecture
- Multiple implementations for a single architecture
  - **Single-cycle:** Each instruction executes in a single cycle
  - **Multi-cycle:** Each instruction is broken up into a series of shorter steps
  - **Pipelined:** Each instruction is broken up into a series of steps; Multiple instructions execute at once

# Our MIPS Processor

---

- We consider a subset of MIPS instructions:
  - R-type instructions: `and`, `or`, `add`, `sub`, `slt`
  - Memory instructions: `lw`, `sw`
  - Branch instructions: `beq`
- Later consider adding `addi` and `j`


# Instruction Execution

---

- PC  $\rightarrow$  instruction memory, fetch instruction
- Register numbers  $\rightarrow$  register file, read registers
- Depending on instruction class:
  - Use ALU to calculate:
    - Arithmetic or logical result
    - Memory address for load/store
    - Branch target address
  - Access data for load/store
  - PC  $\leftarrow$  target address or PC + 4

# MIPS State Elements


- Architectural state determines everything about a processor: PC, 32 registers, memory



# Single-Cycle Datapath: `lw` fetch

---


- First consider executing `lw`
- STEP 1: Fetch instruction



# Single-Cycle Datapath: lw register read

---


- STEP 2: Read source operands from register file






# Single-Cycle Datapath: lw immediate

- STEP 3: Sign-extend the immediate




# Single-Cycle Datapath: lw address

- STEP 4: Compute the memory address




# Single-Cycle Datapath: lw memory read

- STEP 5: Read data from memory and write it back to register file




# Single-Cycle Datapath: 1w PC increment

- STEP 6: Determine the address of the next instruction




# Single-Cycle Datapath: `sw`

- Write data in `rt` to memory




# Single-Cycle Datapath: R-type instructions

- Read from `rs` and `rt`
- Write *ALUResult* to register file
- Write to `rd` (instead of `rt`)




# Single-Cycle Datapath: beq

- Determine whether values in `rs` and `rt` are equal
- Calculate branch target address: **BTA = (sign-extended immediate)x4 + (PC+4)**




# Complete Single-Cycle Processor







# Control Unit


---



# ALU Interface and Implementation




# Control Unit: ALU Decoder




# Control Unit: Main Decoder

Instruction	Op <sub>5:0</sub>	RegWrite	RegDst	AluSrc	Branch	MemWrite	MemToReg	ALUOp <sub>1:0</sub>
R-type	0 0 0 0 0 0							
lw	1 0 0 0 1 1							
sw	1 0 1 0 1 1							
beq	0 0 0 1 0 0							




# Single-Cycle Datapath Example: or




# Extended Functionality: addi

- No change to datapath



Instruction	Op <sub>5:0</sub>	RegWrite	RegDst	AluSrc	Branch	MemWrite	MemToReg	ALUOp <sub>1:0</sub>
R-type	0 0 0 0 0 0	1	1	0	0	0	0	1 0
lw	1 0 0 0 1 1	1	0	1	0	0	1	0 0
sw	1 0 1 0 1 1	0	x	1	0	1	x	0 0
beq	0 0 0 1 0 0	0	x	0	1	0	x	0 1
<b>addi</b>	<b>0 0 1 0 0 0</b>	<b>1</b>	<b>0</b>	<b>1</b>	<b>0</b>	<b>0</b>	<b>0</b>	<b>0 0</b>

# Extended Functionality: j



# Control Unit: Main Decoder with j

---

Instruction	Op <sub>5:0</sub>	RegWrite	RegDst	AluSrc	Branch	MemWrite	MemToReg	ALUOp <sub>1:0</sub>	Jump
R-type	0 0 0 0 0 0	1	1	0	0	0	0	1 0	0
lw	1 0 0 0 1 1	1	0	1	0	0	1	0 0	0
sw	1 0 1 0 1 1	0	x	1	0	1	x	0 0	0
beq	0 0 0 1 0 0	0	x	0	1	0	x	0 1	0
addi	0 0 1 0 0 0	1	0	1	0	0	0	0 0	0
<b>j</b>	<b>0 0 0 0 1 0</b>	<b>0</b>	<b>x</b>	<b>x</b>	<b>x</b>	<b>0</b>	<b>x</b>	<b>x x</b>	<b>1</b>



# Review: Processor Performance

---

$$\frac{\text{Seconds}}{\text{Program}} = \frac{\text{Instructions}}{\text{Program}} \times \frac{\text{Clock cycles}}{\text{Instruction}} \times \frac{\text{Seconds}}{\text{Clock cycle}}$$



# Single-Cycle Performance

---

- Single-cycle critical path:

$$T_c = t_{pcq\_PC} + t_{mem} + \max(t_{RFread}, t_{sext} + t_{mux}) + t_{ALU} + t_{mem} + t_{mux} + t_{RFsetup}$$

- In most implementations, limiting paths are:

- memory, ALU, register file

- $T_c = t_{pcq\_PC} + 2t_{mem} + t_{RFread} + t_{mux} + t_{ALU} + t_{RFsetup}$

# Single-Cycle Performance Example

---

Element	Parameter	Delay (ps)
Register clock-to-Q	$t_{pcq\_PC}$	30
Register setup	$t_{setup}$	20
Multiplexer	$t_{mux}$	25
ALU	$t_{ALU}$	200
Memory read	$t_{mem}$	250
Register file read	$t_{RFread}$	150
Register file setup	$t_{RFsetup}$	20

$$\begin{aligned}T_c &= t_{pcq\_PC} + 2t_{mem} + t_{RFread} + t_{mux} + t_{ALU} + t_{RFsetup} \\ &= [30 + 2(250) + 150 + 25 + 200 + 20] \text{ ps} \\ &= 925 \text{ ps}\end{aligned}$$

# Single-Cycle Performance Example

---

- For a program with 100 billion instructions executing on a single-cycle MIPS processor,

Execution Time = # instructions x CPI x TC

$$= (100 \times 10^9)(1)(925 \times 10^{-12} \text{ s})$$

$$= 92.5 \text{ seconds}$$