CSEE 3827: Fundamentals of Computer Systems, Spring 2011

6. Memory Arrays

Prof. Martha Kim (<u>martha@cs.columbia.edu</u>) Web: <u>http://www.cs.columbia.edu/~martha/courses/3827/sp11/</u>

Outline (H&H 5.5-5.6)

- Memory Arrays
 - RAM, ROM, SRAM, DRAM
- Logic Arrays
 - Programmable Logic Arrays (PLAs)
 - Field-Programmable Gate Arrays (FPGAs)

Memory interface

- Stores data in word units
- A word is several bytes (16-, 32-, or 64-bit words are typical)
- write operations store data to memory
- read operations retrieve data from memory



An n-bit value can be read from or written to each k-bit address

Memory Array: Example

- 22 × 3-bit array
- Number of words: 4
- Word size: 3-bits
- For example, the 3-bit word stored at address 10 is 100



Memory is a 2D array of bits. Each bit stored in a cell.



Memory array architecture (2)

Address is decoded into set of *wordlines*. Wordlines select row to be read/written. Only one wordline=1 at a time.



Memory array architecture (3)

When reading, contents of word written to bitlines.



Cell is base element of memory that stores a single bit



Implementation of cell varies with type of memory.

Types of memory

Random access memory (RAM)

Volatile (data lost on power off)

Fast reads and writes

Historically called RAM because equal time to read/write all addresses (in contrast to serial-access devices such as a hard disk or tape). Somewhat misleading as ROM also can have uniform access time.



Read-only memory (ROM)

Non-volatile (retains data when powered off)

Fast reads, writing is impossible or slow (again, misleading name)

Historically called ROMs because written by permanently blowing fuses (so rewriting was impossible). Modern ROMs, such as flash memory in iPod are rewritable, just slowly.



FLASH

Electrically erasable floating gate with multiple erasure and programming modes

Copyright © 2007 Elsevier

	Flip-flop	SRAM	DRAM
Transistors / bit	~20	6	1
Density	Low	Medium	High
Access time	Fast	Medium	Slow
Destructive read?	No	No	Yes (refresh required)
Power consumption	High	Medium	Low

Storage hierarchy



Bottom-up examination of SRAM circuits



Copyright © 2007 Elsevier

Bottom-up examination of SRAM circuits (2)



Bottom-up examination of SRAM circuits (3)



Copyright © 2007 Elsevier M. Morris Mano & Charles R. Kime LOGIC AND COMPUTER DESIGN FUNDAMENTALS, 4e

Bottom-up examination of SRAM circuits (4)



© 2008 Pearson Education, Inc. M. Morris Mano & Charles R. Kime LOGIC AND COMPUTER DESIGN FUNDAMENTALS, 4e

Bottom-up examination of SRAM circuits (5)



Bottom-up examination of SRAM circuits (6)



© 2008 Pearson Education, Inc. M. Morris Mano & Charles R. Kime LOGIC AND COMPUTER DESIGN FUNDAMENTALS, 4e

Coincident cell selection



Coincident cell selection w. larger words





Multi-chip memories



- If you need a larger memory than any available chip
- Wire multiple RAM chips together to work in concert as one large memory

© 2008 Pearson Education, Inc. M. Morris Mano & Charles R. Kime LOGIC AND COMPUTER DESIGN FUNDAMENTALS, 4e

ROMs: Dot Notation



Example: Logic with ROMs

• Implement the following logic functions using a $2^2 \times 3$ -bit ROM:



Logic with Any Memory Array

• X = AB



Called lookup tables (LUTs): look up output at each input combination (address)

Multi-ported Memories

- Port: address/data pair
- 3-ported memory
 - 2 read ports (A1/RD1, A2/RD2)
 - 1 write port (A3/WD3, WE3 enables writing)
- Small multi-ported memories are called register files



Logic Arrays: PLAs

- Programmable logic arrays (PLAs)
 - AND array followed by OR array
 - Perform combinational logic only
 - Fixed internal connections

Inputs M AND ARRAY Implicants N OR ARRAY P Outputs

- Example
 - X = ABC + ABC
 - Y = AB



Logic Arrays: FPGAs

- FPGAs are composed of:
 - CLBs (Configurable logic blocks): perform logic, are composed of:
 - LUTs (lookup tables): perform combinational logic
 - Flip-flops: perform sequential functions
 - Multiplexers: connect LUTs and flip-flops



- IOBs (Input/output buffers): interface with outside world
- Programmable interconnection: connect CLBs and IOBs
- Some FPGAs include other building blocks such as multipliers and RAMs