# CSEE 3827: Fundamentals of Computer Systems, Spring 2011

3. Combinational Circuit Design

Prof. Martha Kim (<u>martha@cs.columbia.edu</u>)
Web: <a href="http://www.cs.columbia.edu/~martha/courses/3827/spl1/">http://www.cs.columbia.edu/~martha/courses/3827/spl1/</a>

## Outline (H&H 2.8, 5.2)

- Standard combinational circuits
  - Decoder
  - Encoder / priority encoder (bonus, not in text)
  - Code converter (bonus, not in text)
  - Multiplexer
- Addition
  - Half and full adders
  - Ripple carry adder
  - Carry lookahead adder
- Subtraction
- Comparator ("!=" in lecture, "<" in text)</li>
- ALU (in text, not covering yet)
- Shifter

#### Combinational circuits


- Combinational circuits are stateless
- The outputs are functions only of the inputs



## Hierarchical design

3-4 Design small circuits to be used in a bigger circuit "Big" Circuit MX  $B_0$ E **ME**  $B_2$  $B_3$ (a)

#### Smaller Circuits




© 2008 Pearson Education, Inc. M. Morris Mano & Charles R. Kime

LOGIC AND COMPUTER DESIGN FUNDAMENTALS, 4e

## Hierarchical design (It's a comparator!)

3-4

(4-bit equality comparator)




© 2008 Pearson Education, Inc. M. Morris Mano & Charles R. Kime

LOGIC AND COMPUTER DESIGN FUNDAMENTALS, 4e

#### **Enabler circuits**


3-15

Output is "enabled" (F=A) only when input 'ENABLE' signal is asserted (EN=1)



#### Decoder-based circuits


Converts n-bit input to m-bit output, where  $n \le m \le 2^n$ 



"Standard" Decoder:  $i^{th}$  output = 1, all others = 0, where i is the binary representation of the input (ABC)

#### Decoder-based circuits


Converts n-bit input to m-bit output, where  $n \le m \le 2^n$ 



"Standard" Decoder:  $i^{th}$  output = 1, all others = 0, where i is the binary representation of the input (ABC)

## Internal design of 1:2 decoder


3-17




## Internal design of 2:4 decoder

3-18

$\mathbf{A}_1$	$\mathbf{A}_0$	$\mathbf{D}_0$	$\mathbf{D}_1$	$\mathbf{D}_2$	$\mathbf{D}_3$
0	0	1	0	0	0
0	1	0	1	0	0
1	0	0	0	1	0
1	1	0	0	0	1
		(a	.)		




## Hierarchical design of 2:4 decoder



Can build 2:4 decoder out of two 1:2 decoders (and some additional circuitry)

## Hierarchical design of 3:8 decoder



#### Encoders


T 3-7

Inverse of a decoder: converts m-bit input to n-bit output, where  $n \le m \le 2^n$ 

## ■ TABLE 3-7 Truth Table for Octal-to-Binary Encoder

				Output	S					
<b>D</b> <sub>7</sub>	<b>D</b> <sub>6</sub>	<b>D</b> <sub>5</sub>	$\mathbf{D}_4$	<b>D</b> <sub>3</sub>	<b>D</b> <sub>2</sub>	<b>D</b> <sub>1</sub>	<b>D</b> <sub>0</sub>	<b>A</b> <sub>2</sub>	<b>A</b> <sub>1</sub>	<b>A</b> <sub>0</sub>
0	0	0	0	0	0	0	1	0	0	0
0	0	0	0	0	0	1	0	0	0	1
0	0	0	0	0	1	0	0	0	1	0
0	0	0	0	1	0	0	0	0	1	1
0	0	0	1	0	0	0	0	1	0	0
0	0	1	0	0	0	0	0	1	0	1
0	1	0	0	0	0	0	0	1	1	0
1	0	0	0	0	0	0	0	1	1	1
0 1	0 1 0	1 0 0	0 0 0	0 0	0 0 0	0 0	0 0 0	1 1 1		0 1 1


## Decoder and encoder summary




Note: for Encoders - input is assumed to have just one 1, the rest 0's

## In class design: priority encoder

A priority encoder takes **2^n bit input (I)** and produces **n bits of output (K)** indicating in BCD the position of the most significant 1 on the input.




We will leverage a regular encoder which takes **2**<sup>n</sup> bit one-hot encoded input (J) and produces n bits of output (K) indicating in BCD the position of the 1 on the input.



			J0		
0	0	0	1 0 0	0	0
0	0	1	0	0	1
0	1	0	0	1	0
1	0	0	0	1	1

## In class design: priority encoder (2)

This gets us part of the way there, leaving us with a simpler problem of translating I into J:



13 12 11 10 J3 J2 J1 J0

possible values of i". So here input 1xxx means any 4-bit input starting with a 1,

i.e., 1000, 1001, 1010,

NB: An input i = x is still a

don't care, it means "for all

1011, 1100, ...


From inspection of the truth table we can see the following definitions of Jx. Could also have used k-maps.


$$J3 = I3$$

$$J2 = I2^{13}$$

$$J1 = I1 I2 I3$$

$$J0 = I0 I1 I2 I3$$









(b) Numeric designation for display

## Code conversion



	In	рι	ıt	Output							
Va	W	Χ	Υ	Ζ	а	b	С	d	е	f	g
0	0	0	0	0	1	1	1	1	1	1	0
1	0	0	0	1	0	1	1	0	0	0	0
2	0	0	1	0	1	1	0	1	1	0	1
3	0	0	1	1	1	1	1	1	0	0	1
4	0	1	0	0	0	1	1	0	0	1	1
5	0	1	0	1	1	0	1	1	0	1	1
6	0	1	1	0	1	0	1	1	1	1	1
7	0	1	1	1	1	1	1	0	0	0	0
8	1	0	0	0	1	1	1	1	1	1	1
9	1	0	0	1	1	1	1	0	0	1	1
Χ	1	0	1	0	Χ	Χ	Χ	Χ	Χ	X	Χ
Χ	1	0	1	1	Χ	Χ	Χ	Χ	Χ	Χ	Χ
Χ	1	1	0	0	Χ	Χ	X	X	X	X	Χ
Χ	1	1	0	1	Χ	Χ	Χ	Χ	Χ	Χ	Χ
Χ	1	1	1	0	Χ	Χ	Χ	Χ	Χ	Χ	Χ
Χ	1	1	1	1	Χ	Χ	Χ	X	X	X	Χ


#### Code conversion



e.g., what outputs "lights up" when input V=4?


	Input						ut	pu	it		
Va	W	Χ	Υ	Ζ	а	b	С	d	е	f	g
0	0	0	0	0	1	1	1	1	1	1	0
1	0	0	0	1	0	1	1	0	0	0	0
2	0	0	1	0	1	1	0	1	1	0	1
3	0	0	1	1	1	1	1	1	0	0	1
4	0	1	0	0	0	1	1	0	0	1	1
5	0	1	0	1	1	0	1	1	0	1	1
6	0	1	1	0	1	0	1	1	1	1	1
7	0	1	1	1	1	1	1	0	0	0	0
8	1	0	0	0	1	1	1	1	1	1	1
9	1	0	0	1	1	1	1	0	0	1	1
Χ	1	0	1	0	Χ	Χ	Χ	X	X	X	X
Χ	1	0	1	1	Χ	X	Χ	X	X	X	X
Χ	1	1	0	0	Χ	X	Χ	X	X	X	X
Χ	1	1	0	1	Χ	Χ	Χ	Χ	Χ	Χ	Χ
Χ	1	1	1	0	Χ	Χ	Χ	Χ	X	Χ	Χ
X	1	1	1	1	X	Χ	Χ	Χ	X	Χ	Χ


#### Code conversion



	In		0	ut	pu	it					
Va	W	Х	Υ	Ζ	а	b	С	d	е	f	g
0	0	0	0	0	1	1	1	1	1	1	0
1	0	0	0	1	0	1	1	0	0	0	0
2	0	0	1	0	1	1	0	1	1	0	1
3	0	0	1	1	1	1	1	1	0	0	1
4	0	1	0	0	0	1	1	0	0	1	1
5	0	1	0	1	1	0	1	1	0	1	1
6	0	1	1	0	1	0	1	1	1	1	1
7	0	1	1	1	1	1	1	0	0	0	0
8	1	0	0	0	1	1	1	1	1	1	1
9	1	0	0	1	1	1	1	0	0	1	1
Χ	1	0	1	0	Χ	Χ	Χ	X	X	X	Χ
X	1	0	1	1	Χ	Χ	X	X	X	X	Χ
X	1	1	0	0	Χ	Χ	Χ	Χ	X	X	Χ
Χ	1	1	0	1	Χ	Χ	Χ	Χ	X	X	Χ
Χ	1	1	1	0	Χ	Χ	Χ	Χ	X	X	Χ
X	1	1	1	1	X	Χ	X	Χ	X	X	Χ


## Algebra and Circuit for "f"





## Multiplexers (or Muxes)


 Combinational circuit that selects binary information from one of many input lines and directs it to one output line




indicate (in binary) which input feeds to the output

## Multiplexers (or Muxes)

Combinational circuit that selects binary information lines and directs it to one output line






n selection bits

indicate (in binary) which input feeds to the output

## Internal mux organization

3-26




© 2008 Pearson Education, Inc.
M. Morris Mano & Charles R. Kime
LOGIC AND COMPUTER DESIGN FUNDAMENTALS, 4e

#### In class exercise


How would you implement an 8:1 mux using two 4:1 muxes?

## Multiplexer truth table




			2^n i	2 <sup>n</sup> inputs n-bit BCD value							1 output
а	X	X	X	X	Х	X	X	0	0	0	а
X	b	X	X	X	X	X	X	0	0	1	b
X	X	С	X	X	X	X	X	0	1	0	С
X	X	X	d	X	X	X	X	0	1	1	d
X	X	X	X	е	X	X	X	1	0	0	е
X	X	X	X	X	f	X	X	1	0	1	f
X	X	X	X	X	X	g	X	1	1	0	g
X	X	X	X	X	X	X	h	1	1	1	h

## Demultiplexers (Demuxes)



1 input	n-bit	BCD v	<i>r</i> alue	2 <sup>n</sup> outputs							
а	0	0	0	а	0	0	0	0	0	0	0
b	0	0	1	0	b	0	0	0	0	0	0
C	0	1	0	0	0	C	0	0	0	0	0
d	0	1	1	0	0	0	d	0	0	0	0
е	1	0	0	0	0	0	0	е	0	0	0
f	1	0	1	0	0	0	0	0	f	0	0
g	1	1	0	0	0	0	0	0	0	g	0
h	1	1	1	0	0	0	0	0	0	0	h


## Muxes and demuxes called "steering logic"




## Representing Functions with Decoders and MUXes

• e.g., 
$$F = A\overline{C} + BC$$

Α	В	С	minterm	F
0	0	0	ĀBC	0
0	0	1	ĀĒC	0
0	1	0	ĀBŌ	0
0	1	1	ABC	1
1	0	0	ABC	1
1	0	1	ABC	0
1	1	0	ABC	1
1	1	1	ABC	1






- Decoder: OR minterms for which F should evaluate to 1
- MUX: Feed in the value of F for each minterm


#### A Slick MUX trick

- Can use a smaller MUX with a little trick e.g., F = AC + BC
- Note for rows paired below, A&B have same values, C iterates between 0&1
- For the pair of rows, F either equals 0, 1, C or C



## Slick MUX trick: Example 2

• e.g.,  $F = \overline{A}C + \overline{B}\overline{C} + A\overline{C}$ 




#### Addition: The Half-Adder

Addition of 2 bits: A & B produces a summand (S) and carry (C)

А	В	S	С
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1

$$S = A \oplus B$$

$$C = AB$$




• But to do addition, we really need to add 3 bits at a time (to account for

carries), e.g.,

#### The Full Adder


Takes as input 2 digits (A&B) and a previous carry (P)


Р	Α	В	С	S
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1



$$C: P \begin{vmatrix} 0 & 0 & 1 & 0 \\ 0 & 1 & 1 & 1 \\ \hline 0 & 1 & 1 & 1 \\ \hline A & A \end{vmatrix}$$


$$S = A \oplus B \oplus P$$
  
 $C = AB + AP + BP$ 






## 5-bit ripple carry adder

Computes a<sub>4</sub>a<sub>3</sub>a<sub>2</sub>a<sub>1</sub>a<sub>0</sub> + b<sub>4</sub>b<sub>3</sub>b<sub>2</sub>b<sub>1</sub>b<sub>0</sub>



- Note how computation "ripples" through adders from left to right
  - Each full adder's has depth 2 (inputs pass through 2 gates to reach output)
  - Full adder that computes s<sub>i</sub> cannot "start" its computation until previous full adder computes carry
  - The longest depth in a k-bit ripple carry adder is 2k


### Adder/subtractor for #'s in 2's complement form





S=0: B unchanged,  $C_0=0$ : add

S=1: B complemented, C<sub>0</sub>=1 (bits flipped and 1 added): subtract

## Handling overflow







# Handling overflow

С4	<b>c</b> 3	c2	c1	<b>c</b> 0
	a3	a2	a1	a0
	b3	b2	b1	b0
	s3	c2 a2 b2 s2	s1	<b>s</b> 0

n bit two's comp: -2^n <---> 2^n - 1 split into pos and neg ranges and find smallest and largest possible results. show that they're in range for twos comp.


a3	b3	с3	С4	s3	overflow
0	0	0	0	0	0
0	0	1	0	1	1
0	1	0	0	1	0
0	1	1	1	0	0
1	0	0	0	1	0
1	0	1	1	0	0
1	1	0	1	0	1
1	1	1	1	1	0

sum of two pos is pos

sum of two negs is neg

### Overflow computation in adder/subtractor

For 2's complement, overflow if 2 most significant carries differ



## Ripple-Carry adder circuit depth

Overflow


 $A_3A_2A_1A_0 + B_3B_2B_1B_0 = S_3S_2S_1S_0$ 

 Depth of a circuit is the longest (most gates to go through) path

Overflow has depth 8

• S<sub>3</sub> has depth 7

• In general, S<sub>i</sub> has depth 2i+1 in Ripple-Carry Adder



## Carry lookahead adder (CLA)

- Goal: produce an adder of shorter circuit depth
- Start by rewriting the carry function

$$C_{i+1} = a_ib_i + a_iC_i + b_iC_i$$

$$C_{i+1} = a_ib_i + C_i (a_i+b_i)$$

$$C_{i+1} = g_i + C_i (p_i)$$

carry generate gi = aibi carry propagate pi = ai + bi

## Carry lookahead adder (CLA) (2)

Can recursively define carries in terms of propagate and generate signals

$$C_{1} = g_{0} + C_{0}p_{0}$$

$$C_{2} = g_{1} + C_{1}p_{1}$$

$$= g_{1} + (g_{0} + C_{0}p_{0})p_{1}$$

$$= g_{1} + g_{0}p_{1} + C_{0}p_{0}p_{1}$$

$$C_{3} = g_{2} + C_{2}p_{2}$$

$$= g_{2} + (g_{1} + g_{0}p_{1} + C_{0}p_{0}p_{1})p_{2}$$

$$= g_{2} + g_{1}p_{2} + g_{0}p_{1}p_{2} + C_{0}p_{0}p_{1}p_{2}$$

- ith carry has i+1 product terms, the largest of which has i+1 literals
- If AND, OR gates can take unbounded inputs: total circuit depth is 2 (SoP form)
- If gates take 2 inputs, total circuit depth is 1 + log<sub>2</sub> k for k-bit addition

# Carry lookahead adder (CLA) (3)

$$C_0 = 0$$
  
 $C_1 = g_0 + C_0p_0$   
 $C_2 = g_1 + g_0p_1 + C_0p_0p_1$   
 $C_3 = g_2 + g_1p_2 + g_0p_1p_2 + C_0p_0p_1p_2$   
 $C_4 = g_3 + g_2p_3 + g_1p_2p_3 + g_0p_1p_2p_3 + C_0p_0p_1p_2p_3$ 


$$s_0 = a_0 \oplus b_0 \oplus c_0$$

$$S_1 = a_1 \oplus b_1 \oplus c_1$$

$$S_2 = a_2 \oplus b_2 \oplus c_2$$

$$S_3 = a_3 \oplus b_3 \oplus c_3$$

$$S_4 = a_4 \oplus b_4 \oplus c_4$$



Depth of 3 for all ci

Depth of 4 for all s<sub>i</sub>, i>0

Note: gates take only 2 inputs: depth increases by a log2 factor: still much less than linear of ripple-carry adder


### Contraction

Contraction is the simplification of a circuit through constant input values.

### Contraction example: adder to incrementer

What is the hardware and delay savings of implementing an incrementer





Can be reduced to half-adders


Incrementer circuit

a <sub>0</sub>	S	С	
0	1	0	
1	0	1	

$$S_0=\overline{a_0}, C_0=a_0$$


### Multi-wire notation

• Useful when running a bunch of bits in parallel to the same (similar place)



#### Shifter Circuit


• Shifts bits of a word:  $A_{k-1}A_{k-2}...A_2A$ 



$$B_{k-1}B_{k-2}...B_2B_1B_0$$


- Various types of shifters
  - Barrel: selector bits indicate (in binary) how "far" bits shift
    - selector value = j, then B<sub>i</sub> = A<sub>i-j</sub>
    - bits can "wraparound"  $B_i$  (mod  $2^n$ ) =  $A_{i-j}$  (mod  $2^n$ ) or rollout ( $B_i$ =0 for i<j)
  - L/R with enable: n=2, high bit enables, low bit indicates direction (e.g., 0=left [B<sub>i</sub> = A<sub>i-1</sub>], 1=right [B<sub>i</sub> = A<sub>i+1</sub>])

## Barrel Shifter Design with wraparound (using MUXs)




• Basic form of design: Each A<sub>i</sub> feeds into each MUX connecting to B<sub>j</sub> into input (j-i) mod 4

## Barrel Shifter Design with wraparound (using MUXs)




- Basic form of design: Each A<sub>i</sub> feeds into each MUX connecting to B<sub>j</sub> into input
   (j-i) mod 4
- Selector is 10 (i.e., 2 binary):
- each MUX entry 2 is selected
  - A<sub>0</sub> flows into the '2' input of the MUX whose output is B<sub>2</sub>

## Barrel Shifter Design with wraparound (using MUXs)




- Basic form of design: Each A<sub>i</sub> feeds into each MUX connecting to B<sub>j</sub> into input
   (j-i) mod 4
- Selector is 10 (i.e., 2 binary):
- each MUX entry 2 is selected
  - B<sub>3</sub> B<sub>2</sub> B<sub>1</sub> B<sub>0</sub>=A<sub>1</sub> A<sub>0</sub> A<sub>3</sub> A<sub>2</sub>

### L/R Shift w/ Rollout



- Basic form of design:
  - 0 & 1 MUX selectors (S<sub>1</sub> = 0) feed A<sub>i</sub> to B<sub>i</sub>
  - 2 MUX selector feeds from left (B<sub>i</sub> = A<sub>i-1</sub>), 3 MUX from right (B<sub>i</sub> = A<sub>i+1</sub>)
  - Note 0 feeds (0's roll in when bits rollout)

### L/R Shift w/ Rollout



- Basic form of design:
  - 0 & 1 MUX selectors ( $S_1 = 0$ ) feed  $A_i$  to  $B_i$
  - 2 MUX selector feeds from left ( $B_i = A_{i-1}$ ), 3 MUX from right ( $B_i = A_{i+1}$ )
  - Note 0 feeds (0's roll in when bits rollout)