# CSEE 3827: Fundamentals of Computer Systems <br> Midterm Exam <br> March 8, 2010 

## SOLUTIONS

Read all of the following information before starting the exam:

- Be sure to write your name on each page of the exam.
- Use the exam itself for your solutions (no blue books or spare sheets of paper). You may use the backside of pages if you need more space.
- Show your work in order to earn partial credit.
- You may use your textbook and class notes, but absolutely no electronic devices (laptops, cell phones, etc.)
- Good luck!

| Problem | Point Value | Points Earned |
| :---: | :---: | :---: |
| 1 | 14 |  |
| 2 | 10 |  |
| 3 | 10 |  |
| $4(\mathrm{a})$ | 10 |  |
| $4(\mathrm{~b})$ | 10 |  |
| $4(\mathrm{c})$ | 10 |  |
| Total | 64 |  |

1. (14 points) Answer the following short answer questions:
(a) (2 points) The Babylonians developed the sexagesimal (base 60) number system about 4000 years ago. How many bits of information is conveyed with two sexagesimal digits? How do you write the number $4000_{10}$ in sexagesimal? (To write a number in sexagesimal, use a space to separate digits, e.g., 1353 26)

- 3600 values, or 12 bits of information
- $4000_{10}=(1640)_{60}$
(b) (2 points) How many unique boolean functions of N variables are there? $2^{2^{N}}$
(c) (2 points) A sign extension unit extends a signed number from M to N bits $(N>M)$ by copying the most significant bit of the input into the upper bits of the output. It receives an M-bit input, A, and produces an N-bit output, Y. Draw a circuit for a sign extension unit with a 4-bit input and an 8-bit output.

(d) (2 points) Explain why a designer might choose to use a ripple-carry adder instead of a carrylookahead adder. A phrase or two is sufficient.

To conserve area or power, or for its reduced design complexity relative to the carry-lookahead.
(e) (2 points) Give a boolean expression for the function performed by the following circuit:

$Y=\bar{C} \cdot \bar{D}+\bar{A} \cdot \bar{B} \cdot(C \oplus D)$
(f) (2 points) What is the propagation delay (in unit gate delays) of this circuit?


Five gate delays.
(g) (2 points) Given the input signals shown below, sketch the output, Q, of an SR latch.

2. (10 points) An n-input vote circuit takes $n$ inputs and produces two outputs:

- W, the "winner" of the vote: 1 if the majority of the inputs are true, and 0 if the majority of the inputs are 0
- $\mathbf{T}$, indicates that there was a "tie": 1 if the inputs are evenly split, in which case there was no winner
(a) (4 points) Complete a truth table for the four-input vote module shown below:


| $\mathbf{A}$ | $\mathbf{B}$ | $\mathbf{C}$ | $\mathbf{D}$ | $\mathbf{W}$ | $\mathbf{T}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 0 | 1 | 0 | 0 |
| 0 | 0 | 1 | 0 | 0 | 0 |
| 0 | 0 | 1 | 1 | X | 1 |
| 0 | 1 | 0 | 0 | 0 | 0 |
| 0 | 1 | 0 | 1 | X | 1 |
| 0 | 1 | 1 | 0 | X | 1 |
| 0 | 1 | 1 | 1 | 1 | 0 |
| 1 | 0 | 0 | 0 | 0 | 0 |
| 1 | 0 | 0 | 1 | X | 1 |
| 1 | 0 | 1 | 0 | X | 1 |
| 1 | 0 | 1 | 1 | 1 | 0 |
| 1 | 1 | 0 | 0 | X | 1 |
| 1 | 1 | 0 | 1 | 1 | 0 |
| 1 | 1 | 1 | 0 | 1 | 0 |
| 1 | 1 | 1 | 1 | 1 | 0 |

(b) (3 points) Give minimal SoP expressions for the VOTE module.


$$
\begin{aligned}
& W=A B+C D \\
& W=B C+D A \\
& W=B D+C A
\end{aligned}
$$



$$
\begin{aligned}
\mathrm{T}= & \mathrm{A}^{\prime} \mathrm{BCD}+\mathrm{'}^{\prime} \mathrm{AB} \mathrm{~B}^{\prime} \mathrm{CD}+\mathrm{A}^{\prime} \mathrm{ABC} \text { ' } \mathrm{D}+ \\
& \text { + }{ }^{\prime} \mathrm{B}^{\prime} \mathrm{D}
\end{aligned}
$$

(c) (3 points) Show an implementation of the VOTE module using the PLA below:

3. (10 points) Build a 32 -bit up/down counter. The inputs are CLK, RST and UP. When RST=1, the outputs are all 0 . Otherwise, when $\mathrm{UP}=1$, the circuit counts up, and when $\mathrm{UP}=0$ the circuit counts down.

4. (30 points) In this exercise you will implement a walking robot module, ROBOT. The specification for this robot is as follows. Upon receipt of a walk command the ROBOT will begin walking (engaging its left leg, then its right leg, then its left and so on) for the number of steps specified at the time of the walk command. It will then stop and await the next walk command. The ROBOT takes the following inputs:

- $C L K$
- $\overline{R S T}$, an active-low reset signal, which brings the robot to a standstill
- W ALK, a single-bit signal that, when high indicates that the robot should begin walking
- STEPS, a four-bit number indicating the number of steps the robot should take

The module produces the following signals

- $L L$, "left leg" is 1 when the left leg is engaged
- $R L$, "right leg" is 1 when the right leg is engaged
- $E R R$, indicates that there has been an error

Here is an example trace of the machine that highlights the desired behavior.


We will implement this robot component by component. All components should be Moore machines. You may specify them using schematics or boolean expressions if you prefer. If you choose the latter be sure your signals are clearly labelled. Be sure to show your work for partial credit.
(a) (10 points) First, implement the ALTERNATOR module, as specified below.


- When $\mathrm{EN}=1$, the outputs F and G alternate between $\mathrm{F}=1, \mathrm{G}=0$ and $\mathrm{F}=0, \mathrm{G}=1$.
- When $\mathrm{EN}=0, \mathrm{~F}=0$ and $\mathrm{G}=0$.

(b) (10 points) Next, implement the COUNTDOWN module shown below. You may use basic components, such as registers and adders, if you like.

- When $\operatorname{SET}=1$, the counter is initialized to VALUE.
- When $\mathrm{SET}=0$ the counter counts down to 0 .
- When the counter reaches zero, $\mathrm{ZERO}=1$, and remains there until the counter is set to a new value.

(c) (10 points) Finally, assemble the COUNTDOWN and ALTERNATOR to implement the ROBOT module as specified at the start of the problem. For reference, the ROBOT interface is shown here.

(Scratch space.)

