



## Decimal v. binary addition

$$\begin{array}{r}
 & 1 & 1 & 0 \\
 4 & 3 & 5 & 8 & 2 & & (\text{n}) \\
 + & 2 & 2 & 5 & 7 & 3 & \\
 \hline
 & 6 & 6 & 1 & 5 & 5
 \end{array}$$

+ 001011 (5)




## Ripple carry adder



## Subtraction w. twos complement representation

---




Can be accomplished with a twos-complementor and an adder

---


In class exercise: designing an adder-Subtractor

two high-level structures:




## Adder/subtractor for #'s in 2's complement form

4-7



# Handling overflow



## Handling overflow

$c_4$	$c_3$	$c_2$	$c_1$	$c_0$
$a_3$	$a_2$	$a_1$	$a_0$	
$b_3$	$b_2$	$b_1$	$b_0$	
$s_3$	$s_2$	$s_1$	$s_0$	

full adder

"Handle overflow"

				$c_4$	$s_3$	overflow
$a_3$	$b_3$	$c_3$		0	0	0
0	0	0		1	0	1
0	1	0		0	1	0
0	1	1		1	0	0
1	0	0		0	1	0
1	0	1		1	0	0
1	1	0		1	0	1
1	1	1		1	1	0

IN

OUT

adding two  
numbers

adding two  
numbers

IN


OUT

overflow

## Overflow computation in adder/subtractor




---

*For 2's complement, overflow if 2 most significant carries differ*



## Ripple carry adder delay analysis

- Assume unit delay for all gates, use 2-input gates
- $S = A \oplus B \oplus C_{in}$
- [S ready 2 units after A,B and Cin ready]
- $Cout = \underline{AB} + \underline{ACin} + \underline{BCin}$
- [Cout ready 3 units after A,B and Cin ready]



## Carry lookahead adder (CLA)

- Goal: produce an adder of less circuit depth

- Start by rewriting the carry function

$$C_{i+1} = a_i b_i + a_i C_i + b_i C_i$$

$$C_{i+1} = \cancel{a_i b_i} + C_i (\cancel{a_i + b_i})$$


$$C_{i+1} = g_i + C_i (p_i)$$

carry generate

$$g_i = a_i b_i$$

carry propagate

$$p_i = a_i + b_i$$



'  
a:  
b:  
c:

'  
a:  
b:  
c:

## Carry lookahead adder (CLA) (2)

---

- Can recursively define carries in terms of propagate and generate signals

$$C_1 = g_0 + \cancel{p_0} p_0$$

$$C_2 = g_1 + \underline{C_1} p_1$$

$$= g_1 + (\cancel{g_0} + \cancel{C_0} p_0) p_1$$

$$C_3 = \underline{g_1} + \underline{g_0} p_1 + \cancel{C_0} p_0 p_1$$

$$C_3 = g_2 + \underline{C_2} p_2$$

$$= g_2 + (\cancel{g_1} + \cancel{g_0} p_1 + \cancel{C_0} p_0 p_1) p_2$$

$$= g_2 + g_1 p_2 + g_0 p_1 p_2 + \cancel{C_0} p_0 p_1 p_2$$

$$g_i = a_i \cdot b_i$$

$$p_i = a_i + b_i$$

- ith carry has  $i+1$  product terms, the largest of which has  $i+1$  literals
- If AND, OR gates can take unbounded inputs: total circuit depth is 2 (SoP form)
- If gates take 2 inputs, total circuit depth is  $1 + \log_2 k$  for  $k$ -bit addition

## Carry lookahead adder (CLA) (3)

---

$$C_0 = 0$$

$$S_0 = a_0 \oplus b_0 \oplus C_0$$

$$C_1 = g_0 + \underline{C_0} \underline{p_0}$$

$$S_1 = a_1 \oplus b_1 \oplus C_1$$

$$C_2 = g_1 + g_0 p_1 + \underline{C_0} \underline{p_0} \underline{p_1}$$

$$S_2 = a_2 \oplus b_2 \oplus C_2$$

$$C_3 = g_2 + g_1 p_2 + g_0 p_1 p_2 + \underline{C_0} \underline{p_0} \underline{p_1} \underline{p_2}$$

$$S_3 = a_3 \oplus b_3 \oplus C_3$$

# Contraction


---

*Contraction is the simplification of a circuit through constant input values.*

## Contraction example: adder to incrementer

- What is the hardware and delay savings of implementing an incrementer using contraction?

• What is the hardware and delay savings of implementing an incrementer



Can be reduced to half-adders

$a_0$	$S$	$C$
0	1	0
1	0	1

Incrementer circuit

$$S_0 = \overline{a}_0, C_0 = a_0$$