CSEE 3827: Fundamentals of Computer Systems

Instruction Set Architectures / MIPS

... and the rest of the semester



A second view



FIGURE 1.3 C program compiled into assembly language and then assembled into binary machine language. Although the translation from high-level language to binary machine language is shown in two steps, some compilers cut out the middleman and produce binary machine language directly. These languages and this program are examined in more detail in Chapter 2. Copyright © 2009 Elsevier, Inc. All rights reserved.

Assembly Code v. Machine Code

- An instruction has two forms: Assembly and Machine
- Assembly: human-readable form,
 - e.g., add t1, s0, s2 -- says take values in registers s0 and s2, add them together, store result in register t1
- Machine: bits that actually store the instruction that feed into the various MUXs, decoders, selector bits to produce the desired computation and/or operation:
 - e.g., add t1, s0, s2 is 00000010 00110010 01000000 00100000 in binary
- An assembler is software that converts a text file of assembly code into a binary file of machine code
 - very straightforward (trivial) process: each instruction converts quite easily
 - One "smart" thing assembler does is permit labels for branches and jumps (discussed more later).

What is an ISA?

- An Instruction Set Architecture, or ISA, is an **interface** between the hardware and the software.
- An ISA consists of:
 - a set of operations (instructions)
 - data units (sized, addressing modes, etc.)
 - processor state (registers)
 - input and output control (memory operations)
 - execution model (program counter)

Why have an ISA?

- An ISA provides binary compatibility across machines that share the ISA
- Any machine that implements the ISA X can execute a program encoded using ISA X.
- You typically see families of machines, all with the same ISA, but with different power, performance and cost characteristics.
 - e.g., the MIPS family: Mips 2000, 3000, 4400, 10000

RISC machines

- RISC = Reduced Instruction Set Computer
- All operations are of the form Rd Rs op Rt
- MIPS (and other RISC architectures) are "load-store" architectures, meaning all operations performed only on operands in registers. (The only instructions that access memory are loads and stores)
- Alternative to CISC (Complex Instruction Set Computer) where operations are significantly more complex.

MIPS History

- MIPS is a computer family
- Originated as a research project at Stanford under the direction of John Hennessy called "Microprocessor without Interlocked Pipe Stages"
- Commercialized by MIPS Technologies
 - purchased by SGI
 - used in previous versions of DEC workstations
 - now has large share of the market in the embedded space

Simple View of ISA: CPU + Memory





- CPU breaks down into
 - Register file: current data being operated upon
 - Function Unit: combinational logic that does the computation
 - Control: Keeps track of current program instruction
- Memory: big storage tank
 - program(s) to be / being executed
 - data (used by the above programs)
 - special structures (not pictured): heap, stack (discussed later)
- Program memory "looked at" by CPU (actually read in) while being executed
- Data is transferred to register file to be "worked on", transferred back when done

What is an ISA?

- An Instruction Set Architecture, or ISA, is an **interface** between the hardware and the software.
- An ISA consists of:

- (for MIPS)
- a set of operations (instructions)

 arithmetic, logical, conditional, branch, etc.
- data units (sized, addressing modes, etc.) ← 32-bit data word
- processor state (registers) < 32, 32-bit registers
- input and output control (memory operations) ← load and store
- execution model (program counter) 32-bit program counter

Register Operands

- Arithmetic instructions get their operands from registers
- MIPS' 32x32-bit register file is
 - used for frequently accessed data
 - numbered 0-31
- Registers indicated with \$<id>
 - \$t0, \$t1, ..., \$t9 for temporary values
 - \$s0, \$s1, ..., \$s7 for saved values

Registers v. Memory

- Registers are faster to access than memory
- Operating on data in memory requires loads and stores
 - (More instructions to be executed)
- Compiler should use registers for variables as much as possible
 - Only spill to memory for less frequently used variables
 - Register optimization is important for performance

Arithmetic Instructions

- Addition and subtraction
- Three operands: two source, one destination
- add a, b, c # a gets b + c
- All arithmetic operations (and many others) have this form

Design principle:

Regularity makes implementation simpler

Simplicity enables higher performance at lower cost

$$f = (g + h) - (i + j)$$

C code

add t0, g, h # temp t0=g+h
add t1, i, j # temp t1=i+j
sub f, t0, t1 # f = t0-t1

Compiled MIPS



add t0, g, h # temp t0=g+h
add t1, i, j # temp t1=i+j
sub f, t0, t1 # f = t0-t1

Compiled MIPS

store: f in \$s0, g in \$s1, h in \$s2, i in \$s3, and j in \$s4

add \$t0, \$s1, \$s2 add \$t1, \$s3, \$s4 sub \$s5, \$t0, \$t1

Compiled MIPS w. registers

Memory Operands

- Main memory used for composite data (e.g., arrays, structures, dynamic data)
- To apply arithmetic operations
 - Load values from memory into registers (load instruction = mem read)
 - Store result from registers to memory (store instruction = mem write)
- Memory is byte-addressed (each address identifies an 8-bit byte)
- Words (32-bits) are aligned in memory (meaning each address must be a multiple of 4)
- MIPS is big-endian (i.e., most significant byte stored at least address of the word)

Memory Operand Example 1

g = h + A[8]

C code

g in \$s1, h in \$s2, base address of A in \$s3

index = 8 requires offset of 32 (8 items x 4 bytes per word)



Compiled MIPS



A[12] = h + A[8]

C code

h in \$s2, base address of A in \$s3

index = 8 requires offset of 32 (8 items x 4 bytes per word) index = 12 requires offset of 48 (12 items x 4 bytes per word)

> lw \$t0, 32(\$s3) # load word add \$t0, \$s2, \$t0 sw \$t0, 48(\$s3) # store word

> > **Compiled MIPS**

Registers v. Memory

- Registers are faster to access than memory
- Operating on data in memory requires loads and stores
 - (More instructions to be executed)
- Compiler should use registers for variables as much as possible
 - Only spill to memory for less frequently used variables
 - Register optimization is important for performance



Immediate Operands

Constant data encoded in an instruction

```
addi $s3, $s3, 4
```

• No subtract immediate instruction, just use the negative constant

Design principle: make the common case fast

Small constants are common

Immediate operands avoid a load instruction

The Constant Zero

- MIPS register 0 (\$zero) is the constant 0
- \$zero cannot be overwritten
- Useful for many operations, for example, a move between two registers

add \$t2, \$s1, \$zero



Representing Instructions

- Instructions are encoded in binary (called machine code)
- MIPS instructions encoded as 32-bit instruction words
- Small number of formats encoding operation code (opcode), register numbers, etc.



Name	Register number	Usage	Preserved on call?
\$zero	0	The constant value 0	n.a.
\$v0-\$v1	2–3	Values for results and expression evaluation	no
\$a0-\$a3	4–7	Arguments	no
\$t0_\$t7	8–15	Temporaries	no
\$s0 — \$s7	16–23	Saved	yes
\$t8_\$t9	24–25	More temporaries	no
\$gp	28	Global pointer	yes
\$sp	29	Stack pointer	yes
\$fp	30	Frame pointer	yes
\$ra	31	Return address	yes

FIGURE 2.14 MIPS register conventions. Register 1, called \$at, is reserved for the assembler (see Section 2.12), and registers 26–27, called k0-k1, are reserved for the operating system. This information is also found in Column 2 of the MIPS Reference Data Card at the front of this book. Copyright © 2009 Elsevier, Inc. All rights reserved.

The big picture: How a C program is executed



FIGURE 2.21 A translation hierarchy for C. A high-level language program is first compiled into an assembly language program and then assembled into an object module in machine language. The linker combines multiple modules with library routines to resolve all references. The loader then places the machine code into the proper memory locations for execution by the processor. To speed up the translation process, some steps are skipped or combined. Some compilers produce object modules directly, and some systems use linking loaders that perform the last two steps. To identify the type of file, UNIX follows a suffix convention for files: C source files are named X.C, assembly files are X.S, object files are named X.O, statically linked library routines are X.O, and executable files by default are called a.out. MS-DOS uses the suffixes .C, .ASM, .OBJ, .LIB, .DLL, and .EXE to the same effect. Copyright © 2009 Elsevier, Inc. All rights reserved.

Stored Program Computers



FIGURE 2.7 The stored-program concept. Stored programs allow a computer that performs accounting to become, in the blink of an eye, a computer that helps an author write a book. The switch happens simply by loading memory with programs and data and then telling the computer to begin executing at a given location in memory. Treating instructions in the same way as data greatly simplifies both the memory hardware and the software of computer systems. Specifically, the memory technology needed for data can also be used for programs, and programs like compilers, for instance, can translate code written in a notation far more convenient for humans into code that the computer can understand. Copyright © 2009 Elsevier, Inc. All rights reserved.

- Instructions represented in binary, just like data
- Instructions and data stored in memory
- Programs can operate on programs (e.g., compilers, linkers)
- Thanks to standardized ISAs, binary compatibility allows compiled programs to work on different computers.

Instruction	Format	ор	rs	rt	rd	shamt	funct	address
add	R	0	reg	reg	reg	0	32 _{ten}	n.a.
sub (subtract)	R	0	reg	reg	reg	0	34 _{ten}	n.a.
add immediate	I	8 _{ten}	reg	reg	n.a.	n.a.	n.a.	constant
าพ (load word)	I	35 _{ten}	reg	reg	n.a.	n.a.	n.a.	address
SW (store word)	I	43 _{ten}	reg	reg	n.a.	n.a.	n.a.	address

FIGURE 2.5 MIPS instruction encoding. In the table above, "reg" means a register number between 0 and 31, "address" means a 16-bit address, and "n.a." (not applicable) means this field does not appear in this format. Note that add and sub instructions have the same value in the op field; the hardware uses the funct field to decide the variant of the operation: add (32) or subtract (34). Copyright © 2009 Elsevier, Inc. All rights reserved.

ор	rs	rt	rd	shamt	funct
6 bits	5 bits	5 bits	5 bits	5 bits	6 bits

- Instruction fields
 - op: operation code (opcode)
 - rs: first source register number
 - rt: second source register number
 - rd: register destination number
 - shamt: shift amount (00000 for now)
 - funct: function code (extends opcode)

ор	rs	rt	rd	shamt	funct
6 bits	5 bits	5 bits	5 bits	5 bits	6 bits

add \$t0, \$s1, \$s2

special	\$s1	\$s2	\$tO	0	add
0	17	18	8	0	32
000000	10001	10010	01000	00000	100000



ор	rs	rt	constant
6 bits	5 bits	5 bits	16 bits

- Includes immediate arithmetic and load/store operations
 - op: operation code (opcode)
 - rs: first source register number
 - rt: destination register number
 - constant: offset added to base address in rs, or immediate operand



MIPS Logical Operations

• Instructions for bitwise manipulation

Logical operations	C operators	Java operators	MIPS instructions
Shift left	<<	<<	sll
Shift right	$\rangle \rangle$	>>>	srl
Bit-by-bit AND	&	&	and, andi
Bit-by-bit OR			or, ori
Bit-by-bit NOT	~	~	nor

FIGURE 2.8 C and Java logical operators and their corresponding MIPS instructions. MIPS implements NOT using a NOR with one operand being zero. Copyright © 2009 Elsevier, Inc. All rights reserved.

• Useful for inserting and extracting groups of bits in a word

Shift Operations

- Shift left logical (op = s11)
 - Shift left and fill with 0s
 - sll by *i* bits multiplies by 2^{i}
- Shift right logical (op = srl)
 - Shift right and fill with 0s
 - srl by *i* bits divides by 2^{*i*} (for unsigned values only)
- shamt indicates how many positions to shift



- example: and \$t0, \$t1, \$t2 # \$t0 = \$t1 & \$t2
- Useful for masking bits in a word (selecting some bits, clearing others to 0)

\$t1:	0000	0000	0000	0000	00	00	11	01	1100	0000
\$t2:	0000	0000	0000	0000	00	11	11	00	0000	0000
\$t0:	0000	0000	0000	0000	00	00	11	00	0000	0000



- example: or \$t0, \$t1, \$t2 # \$t0 = \$t1 | \$t2
- Useful to include bits in a word (set some bits to 1, leaving others unchanged)

\$t1:	0000	0000	0000	0000	00	00	11	01	1100	0000
\$t2:	0000	0000	0000	0000	00	11	11	00	0000	0000
\$t0:	0000	0000	0000	0000	00	11	11	01	1100	0000



NOT Operations

- Useful to invert bits in a word
- MIPS has 3 operand NOR instruction, used to compute NOT
- example: nor \$t0, \$t1, \$zero # \$t0 = ~\$t1





Conditional Operations

- Branch to a labeled instruction if a condition is true
 - Otherwise, continue sequentially
- Instruction labeled with colon e.g. L1: add \$t0, \$t1, \$t2

- beq rs, rt, L1 # if (rs == rt) branch to instr labeled L1
- bne rs, rt, L1 # if (rs != rt) branch to instr labeled L1
- j L1 # unconditional jump to instr labeled L1





Compiled MIPS

- Where, f is in \$s0, g is in \$s1, and h is in \$s2
- The assembler calculates the addresses corresponding to the labels





Compiled MIPS

• Where, i is in \$s3, k is in \$s4, address of save in \$s5



Basic Blocks

- A basic block is a sequence of instructions with
 - No embedded branches except at the end
 - No branch targets except at the beginning

- A compiler identifies basic blocks for optimization
- Advanced processors can accelerate execution of basic blocks





More Conditional Operations

- Set result to 1 if a condition is true
- slti rd, rs, constant # (rs < constant) ? rd=1 : rd=0
- Use in combination with beq or bne

slt \$t0, \$s1, \$s2 # if (\$s1 < \$s2)
bne \$t0, \$zero, L # branch to L</pre>



Branch Instruction Design

- Why not blt, bge, etc.?
- Hardware for <, >= etc. is slower than for = and !=
 - Combining with a branch involves more work per instruction, requiring a slower clock
 - All instructions penalized because of this
- As beq and bne are the common case, this is a good compromise



Signed v. Unsigned

- Signed comparison: slt, slti
- Unsigned comparison: sltu, sltui
- Example:



slt \$t0, \$s0, \$s1 # signed: -1 < 1 thus \$t0=1
sltu \$t0, \$s0, \$s1 # unsigned: 4,294,967,295 > 1 thus \$t0=0



- Steps required:
 - 1. Place parameters in registers
 - 2. Transfer control to procedure
 - 3. Aquire storage for procedure
 - 4. Perform procedure's operations
 - 5. Place result in register for caller
 - 6. Return to place of call



Register Usage

- \$a0-\$a3: arguments
- \$v0, \$v1: result values
- \$t0-\$t9: temporaries, can be overwritten by callee
- \$s0-\$s7: contents saved (must be restored by callee)
- \$gp: global pointer for static data
- \$sp: stack pointer
- \$fp: frame pointer
- \$ra: return address

- Text: program code
- Static data: global variables
 - e.g., static variables in C, constant arrays and strings
 - \$gp initialized to an address allowing +/offsets in this segment
- Dynamic data: heap
 - e.g., malloc in C, new in Java

FIGURE 2.13 The MIPS memory allocation for program and data. These addresses are only a software convention, and not part of the MIPS architecture. The stack pointer is initialized to $7ffffc_{hex}$ and grows down toward the data segment. At the other end, the program code ("text") starts at $0040\ 0000_{hex}$. The static data starts at $1000\ 0000_{hex}$. Dynamic data, allocated by malloc in C and by new in Java, is next. It grows up toward the stack in an area called the heap. The global pointer, \$gp, is set to an address to make it easy to access data. It is initialized to $1000\ 8000_{hex}$ so that it can access from $1000\ 0000_{hex}$ to $1000\ ffff_{hex}$ using the positive and negative 16-bit offsets from \$gp. This information is also found in Column 4 of the MIPS Reference Data Card at the front of this book. Copyright © 2009 Elsevier, Inc. All rights reserved.

• Stack: automatic storage



Local Data on the Stack

- Local data allocated by the callee
- Procedure frame (activation record) used by some compilers to manage stack storage



FIGURE 2.12 Illustration of the stack allocation (a) before, (b) during, and (c) after the procedure call. The frame pointer (\$fp) points to the first word of the frame, often a saved argument register, and the stack pointer (\$sp) points to the top of the stack. The stack is adjusted to make room for all the saved registers and any memory-resident local variables. Since the stack pointer may change during program execution, it's easier for programmers to reference variables via the stable frame pointer, although it could be done just with the stack pointer and a little address arithmetic. If there are no local variables on the stack within a procedure, the compiler will save time by *not* setting and restoring the frame pointer. When a frame pointer is used, it is initialized using the address in \$sp on a call, and \$sp is restored using \$fp. This information is also found in Column 4 of the MIPS Reference Data Card at the front of this book. Copyright © 2009 Elsevier, Inc. All rights reserved.

Preserved	Not preserved		
Saved registers: \$s0-\$s7	Temporary registers: \$t0-\$t9		
Stack pointer register: \$sp	Argument registers: \$a0-\$a3		
Return address register: \$ra	Return value registers: \$v0-\$v1		
Stack above the stack pointer	Stack below the stack pointer		

FIGURE 2.11 What is and what is not preserved across a procedure call. If the software relies on the frame pointer register or on the global pointer register, discussed in the following subsections, they are also preserved. Copyright © 2009 Elsevier, Inc. All rights reserved.

Procedure Call Instructions

- Procedure call: jump and link
 - jal ProcedureLabel
 - Address of following instruction put in \$ra
 - Jumps to target address
- Procedure return: jump register
 - •jr \$ra
 - copies \$ra to program counter
 - can also be used for computed jumps (e.g., for case/switch statements)

Leaf Procedure Example

```
int leaf_example(int g,h,i,j) {
    int f;
    f = (g+h) - (i+j);
    return f;
}
```

C code

- Arguments g, h, i, j in \$a0 \$a3
- f will go in \$s0 (so will have to save existing contents of \$s0 to stack)
- result in \$v0

Leaf Procedure Example 2

```
int leaf_example(int g,h,i,j)
    int f;
    f = (g+h) - (i+j);
    return f;
```

C code

<pre>leaf_example:</pre>	
addi \$sp, \$sp, -4	Save
sw \$s0, 0(\$sp)	Our
add \$t0, \$a0, \$a1	
add \$t1, \$a2, \$a2	pro
sub \$s0, \$t0, \$t1	
add \$v0, \$s0, \$zero	res
lw \$s0, 0(\$sp)	ract
addi \$sp, \$sp, 4	1031
jr \$ra	retu

e \$s0 on stack

cedure body

ult

tore \$s0

IN

Compiled MIPS

Non-Leaf Procedures

- A non-leaf procedure is a procedure that calls another procedure
- For a nested call, the caller needs to save to the stack
 - Its return address
 - Any arguments and temporaries needed after the call
- After the call, the caller must restore these values from the stack

Non-Leaf Procedure Example

```
int fact(int n) {
    if (n < 1) return 1;
    else return (n * fact(n - 1));
}</pre>
```

C code



Non-Leaf Procedure Example 2

```
int fact(int n) {
    if (n < 1) return 1;
    else return (n * fact(n - 1));</pre>
```

C code fact

	Iaci					
		addi	\$sp,	\$sp, -8	#	adjust stack for 2 items
		SW	\$ra,	4(\$sp)	#	save return address
		SW	\$a0,	0(\$sp)	#	save argument
		slti	\$t0,	\$a0, 1	#	test for $n < 1$
		beq	\$t0,	\$zero, Ll		
		addi	\$v0,	\$zero, 1	#	if so, result is 1
		addi	\$sp,	\$sp, 8	#	pop 2 items from stack
		jr	\$ra		#	and return
ĺ	L1:	addi	\$a0,	\$a0, -1	#	else decrement n
		jal	fact		#	recursive call
		lw	\$a0,	0(\$sp)	#	restore original n
		lw	\$ra,	4(\$sp)	#	and return address
		addi	\$sp,	\$sp, 8	#	pop 2 items from stack
		mul	\$v0,	\$a0, \$v0	#	multiply to get result
ĺ		jr	\$ra		#	and return

Compiled MIPS

Character Data

- Byte-encoded character sets
 - ASCII: 128 characters (95 graphic, 33 control)
 - Latin-1: 256 characters (ASCII, + 96 more graphic characters)
- Unicode: 32-bit character set
 - Used in Java, C++ wide characters
 - Most of the world's alphabets, plus symbols
 - UTF-8, UTF-16 are variable-length encodings



Byte/Halfword Operations

- Could use bitwise operations
- MIPS has byte/halfword load/store
 - lb rt, offset(rs) # sign extend byte to 32 bits in rt
 - lh rt, offset(rs) # sign extend halfword to 32 bits in rt
 - lbu rt, offset(rs) # zero extend byte to 32 bits in rt
 - lhu rt, offset(rs) # zero extend halfword to 32 bits in rt
 - sb rt, offset(rs) # store rightmost byte
 - sh rt, offset(rs) # store rightmost halfword



String Copy Example

```
void strcpy (char x[], char y[]) {
    int i;
    i = 0;
    while ((x[i]=y[i]) != '\0')
        i += 1;
}
```

C code (naive)

- Null-terminated string
- Addresses of x and y in \$a0 and \$a1 respectively
- i in \$s0

String Copy Example 2

```
void strcpy (char x[], char y[]) {
    int i;
    i = 0;
    while ((x[i]=y[i]) != '\0')
        i += 1;
}
```

C code (naive)

т 2.	j	L1 ScO	0(\$cp)	<pre># next iteration of loop # rostoro saved \$s0</pre>
<u> </u>	addi	\$s0,	\$s0, 1	# i = i + 1
<u> </u>	beg	\$t.2.	$\frac{12}{2}$	# exit loop if v[i] == 0
	sb	st2.	0(\$t3)	# x[i] = v[i]
	add	\$t3,	\$s0, \$a0	<pre># addr of x[i] in \$t3</pre>
	lbu	\$t2,	0(\$t1)	# \$t2 = y[i]
L1:	add	\$t1,	\$s0, \$a1	<pre># addr of y[i] in \$t1</pre>
	add	\$s0,	\$zero, \$zero	# i = 0
	SW	\$s0,	0(\$sp)	# save \$s0
	addi	\$sp,	\$sp, -4	<pre># adjust stack for 1 item</pre>
strcpy		:		

Compiled MIPS

32-bit constants

- Most constants are small, 16 bits usually sufficient
- For occasional, 32-bit constant:

lui rt, constant

- copies 16-bit constant to the left (upper) bits of rt
- clears right (lower) 16 bits of rt to 0
- example usage:

lui \$s0, 61	\$s0:	0000	0000	0111	1101	0000	0000	0000	0000
ori \$s0, \$s0, 2304	\$s0:	0000	0000	0111	1101	0000	1001	0000	0000

Branch Addressing

- Branch instructions specify: opcode, two registers, branch target
 op rs rt constant
 6 bits 5 bits 5 bits 5 bits 16 bits
- Most branch targets are near branch (either forwards or backwards)
- PC-relative addressing
 - target address = PC + (offset * 4)
 - PC already incremented by four when the target address is calculated



Jump Addressing

• Jump (j and jal) targets could be anywhere in a text segment, so, encode the full address in the instruction



• target address = PC[31:28] : (address * 4)



Target Addressing Example

- Loop code from earlier example
- Assume loop at location 80000

```
Loop: sll $t1, $s3, 2
add $t1, $t1, $s5
lw $t0, 0($t1)
bne $t0, $s4, Exit
addi $s3, $s3, 1
j Loop
Exit:
```

```
80000
           0
              19 9
                       0
                    4
        80004
           9
              21
                 9
                       32
                    0
        35
           9
              8
80008
                    0
        5
           8
              20
80012
                    2
        8
80016
           19
              20000
80020
        2
80024
```



Addressing Mode Summary



FIGURE 2.18 Illustration of the five MIPS addressing modes. The operands are shaded in color. The operand of mode 3 is in memory, whereas the operand for mode 2 is a register. Note that versions of load and store access bytes, halfwords, or words. For mode 1, the operand is 16 bits of the instruction itself. Modes 4 and 5 address instructions in memory, with mode 4 adding a 16-bit address shifted left 2 bits to the PC and mode 5 concatenating a 26-bit address shifted left 2 bits with the 4 upper bits of the PC. Copyright © 2009 Elsevier, Inc. All rights reserved.

Branching Far Away

- If a branch target is too far to encode with a 16-bit offset, assembler rewrites the code
- Example:



Assembler Pseudoinstructions

- Most assembler instructions represent machine instructions, one to one.
- Pseudoinstructions are shorthand. They are recognized by the assembler but translated into small bundles of machine instructions.

• \$at (register 1) is an "assembler temporary"

Programming Pitfalls

- Sequential words are not at sequential addresses -- increment by 4 not by 1!
- Keeping a pointer to an automatic variable (on the stack) after procedure returns

In conclusion: Fallacies

- 1. Powerful (complex) instructions lead to higher performance
 - Fewer instructions are required
 - **But** complex instructions are hard to implement. As a result implementation may slow down all instructions including simple ones.
 - Compilers are good at making fast code from simple instructions.
- 2. Use assembly code for high performance
 - Modern compilers are better than predecessors at generating good assembly
 - More lines of code (in assembly) means more errors and lower productivity

3. Backwards compatibility means instruction set doesn't change



FIGURE 2.43 Growth of x86 instruction set over time. While there is clear technical value to some of these extensions, this rapid change also increases the difficulty for other companies to try to build compatible processors. Copyright © 2009 Elsevier, Inc. All rights reserved.