### CSEE 3827: Fundamentals of Computer Systems

Storage

# The big picture



A flip-flop can store 1 bit. A register is a set of n flip flops that stores n bits.





© 2008 Pearson Education, Inc. M. Morris Mano & Charles R. Kime LOGIC AND COMPUTER DESIGN FUNDAMENTALS, 4e

# Register w. load control input (v1)



© 2008 Pearson Education, Inc. M. Morris Mano & Charles R. Kime LOGIC AND COMPUTER DESIGN FUNDAMENTALS, 4e

# Register w. load control input (v2)



LOGIC AND COMPUTER DESIGN FUNDAMENTALS, 4e

# Shift register

A register capable of shifting bits laterally in one or both directions



© 2008 Pearson Education, Inc. M. Morris Mano & Charles R. Kime LOGIC AND COMPUTER DESIGN FUNDAMENTALS, 4e









#### 10

# **Ripple Counter**



# **Ripple Counter**



# **Ripple Counter**



# Ripple Counter with Positive Edge Triggering



# Serial Counter (counting upward)



- - Y(t+1) differs from Y(t) only when X(t)=1
  - Z(t+1) differs from Z(t) when both X(t)=1 and Y(t)=1
  - so Y changes when X (evaluates to TRUE), Z changes when XY (evaluates to TRUE)
  - $X = \overline{X}, Y = Y \oplus X, Z = Z \oplus XY$
  - for the jth bit (in a j+1 bit counter), B<sub>j</sub> = B<sub>j</sub> ⊕
    Bj-1Bj-2...B1B0









- Suppose have
  - 4 k-bit registers with Enable (for writing)
  - combinational logic to perform some operation OP
- Goal: Allow system to select registers
  - 2 registers selected for inputs (A & B)
  - 1 register for output (C)
  - At end of cycle: C = A OP B
- Note: A&B can be same register, C can also be same as A or B

#### Register MUXing example

• e.g.,

- Reg01 = Reg01 OP Reg10
- Reg10 = Reg10 OP Reg10 (if OP were +, this would do Reg10 \*= 2)
- OP selecting: be able to choose from different OPs, e.g.
  - Reg01 = Reg01 + Reg10
  - Reg10 = Reg01 \* Reg00







## Example: Reg01 = Reg10 OP Reg01



# Register MUXing and OP MUXing



# Serial Adder Circuit



- New Value pushed into A register
- Result pushed into B register
- If Shift Reg holds N bits, SUM starts calculating during N+1st cycle
- Done after 2N cycles

# Serial Adder Circuit Example: 0101 + 0011 = 1100



#### Memory interface

- Stores data in word units
- A word is several bytes (16-, 32-, or 64-bit words are typical)
- write operations store data to memory
- read operations retrieve data from memory



An n-bit value can be read from or written to each k-bit address

#### Memory address

Binary	Decimal	Memory contents	
000000000 0		10110101 01011100	
000000001	. 1	10101011 10001001	
000000010	) 2	00001101 01000110	
	•	•	
	•	•	
	•	•	
	•	•	
	•	•	
1111111101	1021	10011101 00010101	
1111111110	) 1022	00001101 00011110	
1111111111	1023	11011110 00100100	

© 2008 Pearson Education, Inc. M. Morris Mano & Charles R. Kime LOGIC AND COMPUTER DESIGN FUNDAMENTALS, 4e Memory is a 2D array of bits. Each bit stored in a cell.



# Memory array architecture (2)

Address is decoded into set of *wordlines*. Wordlines select row to be read/written. Only one wordline=1 at a time.



# Memory array architecture (3)

When writing, contents of word written to bitlines.



#### Cell is base element of memory that stores a single bit



Implementation of cell varies with type of memory.

# Types of memory

#### Random access memory (RAM)

Volatile (no storage when power off)

Fast reads and writes

Historically called RAM because equal time to read/write all addresses (in contrast to serial-access devices such as a hard disk or tape). Somewhat misleading as ROM also can have uniform access time.



#### Read-only memory (ROM)

Non-volatile (retains data when powered off)

Fast reads, writing is impossible or slow (again, misleading name)

Historically called ROMs because written by permanently blowing fuses (so rewriting was impossible). Modern ROMs, such as flash memory in iPod are rewritable, just slowly.



#### FLASH

Electrically erasable floating gate with multiple erasure and programming modes

Copyright © 2007 Elsevier

	Flip-flop	SRAM	DRAM
Transistors / bit	~20	6	1
Density	Low	Medium	High
Access time	Fast	Medium	Slow
Destructive read?	No	No	Yes (refresh required)
Power consumption	High	Medium	Low

#### Storage hierarchy



### Bottom-up examination of SRAM circuits



Copyright © 2007 Elsevier

# Bottom-up examination of SRAM circuits (2)



# Bottom-up examination of SRAM circuits (3)



Copyright © 2007 Elsevier M. Morris Mano & Charles R. Kime LOGIC AND COMPUTER DESIGN FUNDAMENTALS, 4e

# Bottom-up examination of SRAM circuits (4)



© 2008 Pearson Education, Inc. M. Morris Mano & Charles R. Kime LOGIC AND COMPUTER DESIGN FUNDAMENTALS, 4e

# Bottom-up examination of SRAM circuits (5)



# Bottom-up examination of SRAM circuits (6)



© 2008 Pearson Education, Inc. M. Morris Mano & Charles R. Kime LOGIC AND COMPUTER DESIGN FUNDAMENTALS, 4e

# Coincident cell selection



#### Coincident cell selection w. larger words





# Multi-chip memories



- If you need a larger memory than any available chip
- Wire multiple RAM chips together to work in concert as one large memory

© 2008 Pearson Education, Inc. M. Morris Mano & Charles R. Kime LOGIC AND COMPUTER DESIGN FUNDAMENTALS, 4e

# Memory Timing: Write example

- Even though memory not "on the clock", timing still an issue:
  - inputs are "on the clock"
  - must first be properly enabled for reading or writing before data is transferred
    - Appropriate address chosen
    - Appropriate segment enabled
    - Appropriate read/write configuration set
    - Data valid: period during which writing must be performed



# Memory Timing: Read example

- Even though memory not "on the clock", timing still an issue:
  - inputs are "on the clock"
  - must first be properly enabled for reading or writing before data is transferred
    - Appropriate address chosen
    - Appropriate segment enabled
    - Appropriate read/write configuration set
    - Data valid: period during which writing must be performed



# Programmable Logic Devices

- Programmable logic devices (PLDs)
  - Structured like memories
  - Used to implement combinational logic



- "X" on array logic means wire connected to logic gate (e.g. above)
- Connections can be either permanent (e.g., fuse, mask) or not (e.g., Flash)

© 2008 Pearson Education, Inc. M. Morris Mano & Charles R. Kime LOGIC AND COMPUTER DESIGN FUNDAMENTALS, 4e

### General PLD architecture



Fixed AND, programmable OR = Programmable ROM (PROM) Programmable AND, fixed OR = Programmable Array Logic (PAL) Programmable AND, programmable OR = Programmable Logic Array (PLA)

# Programmable ROM (PROM)



Fixed (X) AND, programmable (X) OR

# Programmable Array Logic (PAL)



# Programmable Logic Array (PLA)



Programmable (X) AND, programmable (X) OR