

# CSEE 3827: Fundamentals of Computer Systems

---

Lecture 10

February 23, 2009







Martha Kim

[martha@cs.columbia.edu](mailto:martha@cs.columbia.edu)

# Flip-flop refresher

---

# Flip-flop summary

Type	Symbol	Logic Diagrams	Characteristic Table		Characteristic Equation	Excitation Table						
<b>D</b>		See Figure 5-12	<b>D</b>	<b>Q(t+1)</b>	<b>Operation</b>	$Q(t+1) = D(t)$	<b>Q(t+1)</b>		<b>D</b>	<b>Operation</b>		
			0	0	Reset		0	0	Reset			
			1	1	Set		1	1	Set			
<b>SR</b>		See Figure 5-9	<b>S</b>	<b>R</b>	<b>Q(t+1)</b>	<b>Operation</b>	$Q(t+1) = S(t) + \bar{R}(t)Q(t)$	<b>Q(t)</b>	<b>Q(t+1)</b>	<b>S</b>	<b>R</b>	<b>Operation</b>
			0	0	$Q(t)$	No change		0	0	0	X	No change
			0	1	0	Reset		0	1	1	0	Set
			1	0	1	Set		1	0	0	1	Reset
			1	1	?	Undefined		1	1	X	0	No change
<b>JK</b>			<b>J</b>	<b>K</b>	<b>Q(t+1)</b>	<b>Operation</b>	$Q(t+1) = J(t)\bar{Q}(t) + \bar{K}(t)Q(t)$	<b>Q(t)</b>	<b>Q(t+1)</b>	<b>J</b>	<b>K</b>	<b>Operation</b>
			0	0	$Q(t)$	No change		0	0	0	X	No change
			0	1	0	Reset		0	1	1	X	Set
			1	0	1	Set		1	0	X	1	Reset
			1	1	$\bar{Q}(t)$	Complement		1	1	X	0	No Change
<b>T</b>			<b>T</b>	<b>Q(t+1)</b>	<b>Operation</b>	$Q(t+1) = T(t) \oplus Q(t)$	<b>Q(t+1)</b>		<b>T</b>	<b>Operation</b>		
			0	$Q(t)$	No change		$Q(t)$	0	No change			
			1	$\bar{Q}(t)$	Complement		$\bar{Q}(t)$	1	Complement			

# In class exercise: design a four-bit register


---

# Finite state machines

---


# Sequential circuit

---



# Sequential circuit (schematic)

5-15



© 2008 Pearson Education, Inc.  
M. Morris Mano & Charles R. Kime  
**LOGIC AND COMPUTER DESIGN FUNDAMENTALS, 4e**

# Sequential circuit (1 dimensional state table)

T 5-1

**□ TABLE 5-1**  
**State Table for Circuit of Figure 5-15**

<b>Present State</b>		<b>Input</b>	<b>Next State</b>		<b>Output</b>
<b>A</b>	<b>B</b>	<b>X</b>	<b>A</b>	<b>B</b>	<b>Y</b>
0	0	0	0	0	0
0	0	1	0	1	0
0	1	0	0	0	1
0	1	1	1	1	0
1	0	0	0	0	1
1	0	1	1	0	0
1	1	0	0	0	1
1	1	1	1	0	0



# Sequential circuit (2 dimensional state table)


T 5-2

**□ TABLE 5-2**  
**Two-Dimensional State Table for the Circuit in Figure 5-15**

Present state		Next state				Output	
		X = 0		X = 1		X = 0	X = 1
A	B	A	B	A	B	Y	Y
0	0	0	0	0	1	0	0
0	1	0	0	1	1	1	0
1	0	0	0	1	0	1	0
1	1	0	0	1	0	1	0

# Moore circuit


---



*a circuit in which the output depends only on the current state*


# Mealy circuit

---



*a circuit in which the outputs depend on the inputs as well as the current state*


# A Mealy or Moore circuit?



© 2008 Pearson Education, Inc.  
M. Morris Mano & Charles R. Kime  
**LOGIC AND COMPUTER DESIGN FUNDAMENTALS, 4e**

# An example Moore circuit

5-16



Present state	Inputs		Next state	Output
A	X	Y	A	Z
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	0
1	0	0	1	1
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

(b) State table

# Alternate representation: state diagrams

---

# State machine design procedure

---

1.Specification

2.Formulation

3.State assignment

4.Flip-flop input equation determination

5.Output equation determination

6.Optimization

7.Technology mapping

8.Verification

# In class exercise: design a 3-bit counter

---



# In class exercise: design a vending machine

---

- This vending machine will dispense a soda after the user has entered \$.15
- Inputs: N, D (nickel, dime, quarter inserted)
- Output: R (release soda)