1. Answer the following questions regarding pipelined execution of this instruction sequence:

\[\text{lw} \quad \$1,40(\$6)\]
\[\text{add} \quad \$6,\$2,\$2\]
\[\text{sw} \quad \$6,50(\$1)\]

(a) Indicate dependences and their type.

There are two data dependencies: on \$6 between the sw and the add, and on \$1 between the sw and the lw.

(b) Assume there is no forwarding in this pipelined processor. Indicate hazards and add \textit{nop} instructions to eliminate them.

(c) Assume there is full forwarding. Indicate hazards and add \textit{nop} instructions to eliminate them.

(d) Assuming the following clock cycle times,

\[\text{Clock Period}_{\text{without forwarding}} = 300ps,\]
\[\text{Clock Period}_{\text{full forwarding}} = 400ps,\]
\[\text{Clock Period}_{\text{alu-alu forwarding only}} = 360ps\]

What is the total execution time of this instruction sequence without forwarding and with full forwarding? What is the speedup achieved by adding full forwarding to a pipeline that had no forwarding?

with no forwarding: \(9CC \times 300ps = 2700ps\)
with full forwarding: \(7CC \times 400ps = 2800ps\)
speedup = .96 (really a slowdown)

(e) Add \textit{nop} instructions to this code to eliminate hazards if there is ALU-ALU forwarding only (no forwarding from the WB stage, i.e., results of the MEM stage, to the EX stage).
(f) What is the total execution time of this instruction sequence with only ALU-ALU forwarding?

What is the speedup over a no-forwarding pipeline?

with no forwarding: \(9CC \times 300\text{ps} = 2700\text{ps}\)

with ALU-ALU forwarding only: \(9CC \times 360\text{ps} = 3240\text{ps}\)

speedup = .83 (again, really a slowdown)

2. Assume that the instructions executed by a pipelined processor are broken down as follows:

<table>
<thead>
<tr>
<th>Instruction</th>
<th>Percentage</th>
</tr>
</thead>
<tbody>
<tr>
<td>add</td>
<td>50%</td>
</tr>
<tr>
<td>beq</td>
<td>25%</td>
</tr>
<tr>
<td>lw</td>
<td>15%</td>
</tr>
<tr>
<td>sw</td>
<td>10%</td>
</tr>
</tbody>
</table>

(a) Assuming there are no stalls and that 60% of all conditional branches are taken, in what percentage of clock cycles does the branch adder in the EX stage generate a value that is actually used?

Because there are no stalls, you can assume that there is always an instruction in the execute stage. 25% of the time it will be a beq \(p(X=\text{beq})\). When it is a beq, 60% of the time the computed branch target will be used \(p(\text{beq-taken})\).

\[
p(X\text{-target-used}) = p(X=\text{beq}) \times p(\text{beq-taken})
\]
\[
= 0.25 \times 0.6
\]
\[
= 0.15
\]

(b) Assuming there are no stalls, how often (as a percentage of all cycles) do we actually need to use all three register ports (two reads and a write) in the same cycle?

The pipeline will use all three register ports when there is an instruction that reads from two registers in the decode stage at the same time there is an instruction that writes to the register file in the write-back stage.

\[
p(\text{three-ports-used}) = p(D=2\text{-reader}) \times p(W=\text{writer})
\]
\[
= (p(D=\text{add}) + p(D=\text{beq}) + p(D=\text{sw})) \times (p(W=\text{add}) + p(W=\text{lw}))
\]
\[
= (0.5 + 0.25 + 0.10) \times (0.5 + 0.15)
\]
\[
= 0.5525
\]

(c) Assuming there are no stalls, how often (as a percentage of all cycles) do we use the data memory?

\[
p(\text{data-mem-used}) = p(M=\text{lw}) + p(M=\text{sw})
\]
\[
= 0.15 + 0.10
\]
\[
= 0.25
\]