

MIPS32® Instruction Set Quick Reference

- RD — DESTINATION REGISTER
- RS, RT — SOURCE OPERAND REGISTERS
- RA — RETURN ADDRESS REGISTER (R31)
- PC — PROGRAM COUNTER
- ACC — 64-BIT ACCUMULATOR
- Lo, Hi — ACCUMULATOR LOW (ACC_{31:0}) AND HIGH (ACC_{63:32}) PARTS
- ± — SIGNED OPERAND OR SIGN EXTENSION
- Ø — UNSIGNED OPERAND OR ZERO EXTENSION
- :: — CONCATENATION OF BIT FIELDS
- R2 — MIPS32 RELEASE 2 INSTRUCTION
- DOTTED ASSEMBLER PSEUDO-INSTRUCTION

PLEASE REFER TO "MIPS32 ARCHITECTURE FOR PROGRAMMERS VOLUME II: THE MIPS32 INSTRUCTION SET" FOR COMPLETE INSTRUCTION SET INFORMATION.

ARITHMETIC OPERATIONS		
ADD	RD, RS, RT	RD = RS + RT (OVERFLOW TRAP)
ADDI	RD, RS, CONST16	RD = RS + CONST16 [±] (OVERFLOW TRAP)
ADDIU	RD, RS, CONST16	RD = RS + CONST16 [±]
ADDU	RD, RS, RT	RD = RS + RT
CLO	RD, RS	RD = COUNTLEADINGONES(RS)
CLZ	RD, RS	RD = COUNTLEADINGZEROS(RS)
LA	RD, LABEL	RD = ADDRESS(LABEL)
LJ	RD, IMM32	RD = IMM32
LUI	RD, CONST16	RD = CONST16 << 16
MOVE	RD, RS	RD = RS
NEGU	RD, RS	RD = -RS
SEB ^{R2}	RD, RS	RD = RS [±] ₇₀
SEH ^{R2}	RD, RS	RD = RS [±] _{15:0}
SUB	RD, RS, RT	RD = RS - RT (OVERFLOW TRAP)
SUBU	RD, RS, RT	RD = RS - RT

SHIFT AND ROTATE OPERATIONS		
ROTR ^{R2}	RD, RS, BITS5	RD = RS _{BITS5:10} :: RS _{31:BITS5}
ROTRV ^{R2}	RD, RS, RT	RD = RS _{RT40:10} :: RS _{31:RT40}
SLL	RD, RS, SHIFT5	RD = RS << SHIFT5
SLLV	RD, RS, RT	RD = RS << RT _{4:0}
SRA	RD, RS, SHIFT5	RD = RS [±] >> SHIFT5
SRAV	RD, RS, RT	RD = RS [±] >> RT _{4:0}
SRL	RD, RS, SHIFT5	RD = RS [±] >> SHIFT5
SRLV	RD, RS, RT	RD = RS [±] >> RT _{4:0}

LOGICAL AND BIT-FIELD OPERATIONS		
AND	RD, RS, RT	RD = RS & RT
ANDI	RD, RS, CONST16	RD = RS & CONST16 [±]
EXT ^{R2}	RD, RS, P, S	RS = RS _{P+S:1:P} [±]
INS ^{R2}	RD, RS, P, S	RD _{P+S:1:P} = RS _{S:1:0}
NOOP		No-op
NOR	RD, RS, RT	RD = ~(RS RT)
NOT	RD, RS	RD = ~RS
OR	RD, RS, RT	RD = RS RT
ORI	RD, RS, CONST16	RD = RS CONST16 [±]
WSBH ^{R2}	RD, RS	RD = RS _{23:16} :: RS _{31:24} :: RS _{7:0} :: RS _{15:8}
XOR	RD, RS, RT	RD = RS ⊕ RT
XORI	RD, RS, CONST16	RD = RS ⊕ CONST16 [±]

CONDITION TESTING AND CONDITIONAL MOVE OPERATIONS		
MOVN	RD, RS, RT	IF RT ≠ 0, RD = RS
MOVZ	RD, RS, RT	IF RT = 0, RD = RS
SLT	RD, RS, RT	RD = (RS < RT) ? 1 : 0
SLTI	RD, RS, CONST16	RD = (RS < CONST16 [±]) ? 1 : 0
SLTIU	RD, RS, CONST16	RD = (RS [±] < CONST16 [±]) ? 1 : 0
SLTU	RD, RS, RT	RD = (RS [±] < RT [±]) ? 1 : 0

MULTIPLY AND DIVIDE OPERATIONS		
DIV	RS, RT	Lo = RS [±] / RT [±] ; Hi = RS [±] MOD RT [±]
DIVU	RS, RT	Lo = RS [±] / RT [±] ; Hi = RS [±] MOD RT [±]
MADD	RS, RT	ACC += RS [±] × RT [±]
MADDU	RS, RT	ACC += RS [±] × RT [±]
MSUB	RS, RT	ACC -= RS [±] × RT [±]
MSUBU	RS, RT	ACC -= RS [±] × RT [±]
MUL	RD, RS, RT	RD = RS [±] × RT [±]
MULT	RS, RT	ACC = RS [±] × RT [±]
MULTU	RS, RT	ACC = RS [±] × RT [±]

ACCUMULATOR ACCESS OPERATIONS		
MFHI	RD	RD = Hi
MFOLO	RD	RD = Lo
MTHI	RS	Hi = RS
MTLO	RS	Lo = RS

JUMPS AND BRANCHES (NOTE: ONE DELAY SLOT)		
B	OFF18	PC += OFF18 [±]
BAL	OFF18	RA = PC + 8, PC += OFF18 [±]
BEQ	RS, RT, OFF18	IF RS = RT, PC += OFF18 [±]
BFEQZ	RS, OFF18	IF RS = 0, PC += OFF18 [±]
BGEZ	RS, OFF18	IF RS ≥ 0, PC += OFF18 [±]
BGEZAL	RS, OFF18	RA = PC + 8; IF RS ≥ 0, PC += OFF18 [±]
BGTZ	RS, OFF18	IF RS > 0, PC += OFF18 [±]
BLEZ	RS, OFF18	IF RS ≤ 0, PC += OFF18 [±]
BLTZ	RS, OFF18	IF RS < 0, PC += OFF18 [±]
BLTZAL	RS, OFF18	RA = PC + 8; IF RS < 0, PC += OFF18 [±]
BNE	RS, RT, OFF18	IF RS ≠ RT, PC += OFF18 [±]
BNEZ	RS, OFF18	IF RS ≠ 0, PC += OFF18 [±]
J	ADDR28	PC = PC _{31:28} :: ADDR28 [±]
JAL	ADDR28	RA = PC + 8; PC = PC _{31:28} :: ADDR28 [±]
JALR	RD, RS	RD = PC + 8; PC = RS
JR	RS	PC = RS

LOAD AND STORE OPERATIONS		
LB	RD, OFF16(RS)	RD = MEM8(RS + OFF16 [±]) [±]
LBU	RD, OFF16(RS)	RD = MEM8(RS + OFF16 [±]) [±]
LH	RD, OFF16(RS)	RD = MEM16(RS + OFF16 [±]) [±]
LHU	RD, OFF16(RS)	RD = MEM16(RS + OFF16 [±]) [±]
LW	RD, OFF16(RS)	RD = MEM32(RS + OFF16 [±])
LWL	RD, OFF16(RS)	RD = LOADWORDLEFT(RS + OFF16 [±])
LWR	RD, OFF16(RS)	RD = LOADWORDRIGHT(RS + OFF16 [±])
SB	RS, OFF16(RT)	MEM8(RT + OFF16 [±]) = RS [±] _{7:0}
SH	RS, OFF16(RT)	MEM16(RT + OFF16 [±]) = RS [±] _{15:0}
SW	RS, OFF16(RT)	MEM32(RT + OFF16 [±]) = RS
SWL	RS, OFF16(RT)	STOREWORDLEFT(RT + OFF16 [±] , RS)
SWR	RS, OFF16(RT)	STOREWORDRIGHT(RT + OFF16 [±] , RS)
ULW	RD, OFF16(RS)	RD = UNALIGNED_MEM32(RS + OFF16 [±])
USW	RS, OFF16(RT)	UNALIGNED_MEM32(RT + OFF16 [±]) = RS

ATOMIC READ-MODIFY-WRITE OPERATIONS		
LL	RD, OFF16(RS)	RD = MEM32(RS + OFF16 [±]); LINK
SC	RD, OFF16(RS)	IF ATOMIC, MEM32(RS + OFF16 [±]) = RD; RD = ATOMIC ? : 0

REGISTERS		
0	zero	Always equal to zero
1	at	Assembler temporary; used by the assembler
2-3	v0-v1	Return value from a function call
4-7	a0-a3	First four parameters for a function call
8-15	t0-t7	Temporary variables; need not be preserved
16-23	s0-s7	Function variables; must be preserved
24-25	t8-t9	Two more temporary variables
26-27	k0-k1	Kernel use registers; may change unexpectedly
28	gp	Global pointer
29	sp	Stack pointer
30	fp/s8	Stack frame pointer or subroutine variable
31	ra	Return address of the last subroutine call

DEFAULT C CALLING CONVENTION (O32)

- Stack Management**
- The stack grows down.
 - Subtract from \$sp to allocate local storage space.
 - Restore \$sp by adding the same amount at function exit.
 - The stack must be 8-byte aligned.
 - Modify \$sp only in multiples of eight.

- Function Parameters**
- Every parameter smaller than 32 bits is promoted to 32 bits.
 - First four parameters are passed in registers \$a0-\$a3.
 - 64-bit parameters are passed in register pairs:
 - Little-endian mode: \$a1-\$a0 or \$a3-\$a2.
 - Big-endian mode: \$a0-\$a1 or \$a2-\$a3.
 - Every subsequent parameter is passed through the stack.
 - First 16 bytes on the stack are not used.
 - Assuming \$sp was not modified at function entry:
 - The 1st stack parameter is located at 16(\$sp).
 - The 2nd stack parameter is located at 20(\$sp), etc.
 - 64-bit parameters are 8-byte aligned.

- Return Values**
- 32-bit and smaller values are returned in register \$v0.
 - 64-bit values are returned in registers \$v0 and \$v1.
 - Little-endian mode: \$v1:\$v0.
 - Big-endian mode: \$v0:\$v1.

MIPS32 VIRTUAL ADDRESS SPACE			
kseg3	0xE000.0000	0xFFFF.FFFF	Cached
ksseg	0xC000.0000	0xDFFF.FFFF	Cached
kseg1	0xA000.0000	0xBFFF.FFFF	Uncached
kseg0	0x8000.0000	0x9FFF.FFFF	Cached
useg	0x0000.0000	0x7FFF.FFFF	Cached

READING THE CYCLE COUNT REGISTER FROM C

```

unsigned mips_cycle_counter_read()
{
    unsigned cc;
    asm volatile("mfcc %0, $9" : "=r" (cc));
    return (cc << 1);
}

```

ASSEMBLY-LANGUAGE FUNCTION EXAMPLE

```

# int asm_max(int a, int b)
# {
#     int r = (a < b) ? b : a;
#     return r;
# }

.text
.set    nomacro
.set    noreorder

.global asm_max
.ent    asm_max

asm_max:
    move $v0, $a0
    slt  $t0, $a0, $a1
    jr   $ra
    movn $v0, $a1, $t0
    .end asm_max

```

C / ASSEMBLY-LANGUAGE FUNCTION INTERFACE

```

#include <stdio.h>

int asm_max(int a, int b);

int main()
{
    int x = asm_max(10, 100);
    int y = asm_max(200, 20);
    printf("%d %d\n", x, y);
}

```

INFOING MULT AND MADD INSTRUCTIONS FROM C

```

int dp(int a[], int b[], int n)
{
    int i;
    long long acc = (long long) a[0] * b[0];
    for (i = 1; i < n; i++)
        acc += (long long) a[i] * b[i];
    return (acc >> 31);
}

```

ATOMIC READ-MODIFY-WRITE EXAMPLE

```

atomic_inc:
    ll      $t0, 0($a0)      # load linked
    addiu  $t1, $t0, 1       # increment
    sc     $t1, 0($a0)       # store cond'l
    beqz   $t1, atomic_inc   # loop if failed
    nop

```

ACCESSING UNALIGNED DATA

NOTE: ULW AND USW AUTOMATICALLY GENERATE APPROPRIATE CODE

LITTLE-ENDIAN MODE	BIG-ENDIAN MODE
LWL Rd, OFF16(Rs)	LWL Rd, OFF16(Rs)
LWR Rd, OFF16+3(Rs)	LWR Rd, OFF16+3(Rs)
SWR Rd, OFF16(Rs)	SWL Rd, OFF16(Rs)
SWL Rd, OFF16+3(Rs)	SWR Rd, OFF16+3(Rs)

ACCESSING UNALIGNED DATA FROM C

```

typedef struct
{
    int u;
} __attribute__((packed)) unaligned;

int unaligned_load(void *ptr)
{
    unaligned *uptr = (unaligned *)ptr;
    return uptr->u;
}

```

MIPS SDE-GCC COMPILER DEFINES

__mips	MIPS ISA (= 32 for MIPS32)
__mips_isa_rev	MIPS ISA Revision (= 2 for MIPS32 R2)
__mips_dsp	DSP ASE extensions enabled
__MIPSEB	Big-endian target CPU
__MIPSEL	Little-endian target CPU
__MIPS_ARCH_CPU	Target CPU specified by -march=CPU
__MIPS_TUNE_CPU	Pipeline tuning selected by -mtune=CPU

- ### NOTES
- Many assembler pseudo-instructions and some rarely used machine instructions are omitted.
 - The C calling convention is simplified. Additional rules apply when passing complex data structures as function parameters.
 - The examples illustrate syntax used by GCC compilers.
 - Most MIPS processors increment the cycle counter every other cycle. Please check your processor documentation.