





- DFF timing & triggering
- 4-bit counter (FSM, Register, shifter)
- countdown circuit.
- Mealy FSM design


① DFF TIMING



① 4-bit counter.






state	Q_3	Q_2	Q_1	Q_0
0	0	0	0	0
1	0	0	0	1
2	0	0	1	0
⋮				





	Q_1	Q_0
A	0	0
B	0	1
C	1	0


	Q_1	Q_0
	1	0




(B)




(C)



② MEALY EXAMPLE



$$y_n = \begin{cases} A = 1: X_n \cdot X_{n-1} \\ A = 0: X_n + X_{n-1} \end{cases}$$



	Q
$X_{n-1} = 0$	0
$X_{n-1} = 1$	1

CURR Q	INPUT		NEXT Q ⁺	OUTPUT y
	X	A		

ALT APPROACH

