MOUSETRAP: Designing High-Speed Asynchronous Digital Pipelines

Montek Singh

Univ. of North Carolina, Chapel Hill, NC (formerly at Columbia University)

Steven M. Nowick

Columbia University, New York, NY

Contribution

Pipeline style that is:

- asynchronous: avoids problems of high-speed global clock
- very high-speed
- naturally elastic: hold dynamically-variable # of data items
- uses simple local timing constraints: one-sided
- robustly support variable-speed environments
- well-matched for fine-grain datapaths

Publications:

M. Singh and S.M. Nowick, "MOUSETRAP: High-Speed Transition-Signaling Asynchronous Pipelines." IEEE Transactions on VLSI Systems, vol. 15:6, pp. 684-698 (June 2007)

M. Singh and S.M. Nowick, "Ultra-High-Speed Transition-Signaling Asynchronous Pipelines." Proc. of IEEE Int. Conf. on Computer Design (ICCD), Austin, TX (Sept. 2001)

MOUSETRAP Pipelines

Simple asynchronous implementation style, uses...

- level-sensitive D-latches (not flipflops)
- simple stage controller: 1 gate/pipeline stage
- *single-rail bundled data:* synchronous style logic blocks (1 wire/bit, with matched delay)

Target = static logic blocks

Goal: very fast cycle time

simple inter-stage communication

MOUSETRAP Pipelines

"MOUSETRAP": uses a "capture-pass protocol"


Latches ...:

- normally transparent: before new data arrives
- become opaque: after data arrives (= "capture" data)


Control Signaling: "transition-signaling" = 2-phase

- simple "req/ack" protocol = only 2 events per handshake (not 4)
- no "return-to-zero"
- each transition (up/down) signals a distinct operation


Stages communicate using transition-signaling:




Stages communicate using transition-signaling:




Stages communicate using transition-signaling:




Stages communicate using transition-signaling:




Stages communicate using transition-signaling:




Stages communicate using transition-signaling:




Stages communicate using transition-signaling:




Stages communicate using transition-signaling:




Stages communicate using transition-signaling:




Stages communicate using transition-signaling:




Stages communicate using transition-signaling:




Stages communicate using transition-signaling:




Stages communicate using transition-signaling:




Stages communicate using transition-signaling:




Stages communicate using transition-signaling:




Stages communicate using transition-signaling:




Latch controller (XNOR) acts as "phase converter":




Latch controller (XNOR) acts as "phase converter":




Latch controller (XNOR) acts as "phase converter":




Latch controller (XNOR) acts as "phase converter":




Latch controller (XNOR) acts as "phase converter":




Latch controller (XNOR) acts as "phase converter":



Latch controller (XNOR) acts as "phase converter":




Latch controller (XNOR) acts as "phase converter":




Latch controller (XNOR) acts as "phase converter":

■ 2 distinct transitions (up or down) → pulsed latch enable




Latch is disabled when current stage is "done" 29


Latch controller (XNOR) acts as "phase converter":




Latch controller (XNOR) acts as "phase converter":




Latch controller (XNOR) acts as "phase converter":



Latch controller (XNOR) acts as "phase converter":




Latch controller (XNOR) acts as "phase converter":




Latch controller (XNOR) acts as "phase converter":

■ 2 distinct transitions (up or down) → pulsed latch enable





Latch is re-enabled when next stage is "done"


Detailed Controller Operation





- * One pulse per data item flowing through:
 - down transition: caused by "done" of N
 - up transition: caused by "done" of N+1
- * No minimum pulse width constraint!
 - simply, down transition should start "early enough"
 - can be "negative width" (no pulse!)















Cycle Time = 2 Tlatch + Txnor

MOUSETRAP: Pipeline With Logic

Simple Extension to FIFO:

insert *logic block* + *matching delay* in each stage




Logic Blocks: can use <u>standard single-rail</u> (non-hazard-free)

- "Bundling" Requirement:
 - each "req" must arrive after data inputs valid and stable

Main Timing Constraint: avoid "data overrun"

Data must be safely "captured" by Stage N before new inputs arrive from Stage N-1

- Simple 1-sided timing constraint: fast latch disable
- Stage N's "self-loop" faster than entire path through previous stage




Main Timing Constraint: avoid "data overrun"

Data must be safely "captured" by Stage N before new inputs arrive from Stage N-1

simple 1-sided timing constraint: fast latch disable

 Stage N's "self-loop" faster than entire path through previous stage




Main Timing Constraint: avoid "data overrun"

Data must be safely "captured" by Stage N before new inputs arrive from Stage N-1

• simple 1-sided timing constraint: fast latch disable

Stage N's "self-loop" faster than entire path through previous

stage



Main Timing Constraint: avoid "data overrun"

Data must be safely "captured" by Stage N before new inputs arrive from Stage N-1

• simple 1-sided timing constraint: fast latch disable

Stage N's "self-loop" faster than entire path through previous

stage

